Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Chunhua Qi

dblp:25/8494 · DBLP profile ↗
← Back
4ranked-venue papers
1as first author
2since 2021 · last 2021
—ORCID · conflict

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 1 since 2021Applied, interdisciplinary, general and emerging computing · 2 · 1 first-author · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Integrated circuit design · 49% Hardware reliability and fault tolerance · 46% Memory systems · 5%

Topics — the 7 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware reliability and fault tolerance
soft errors
0.522021
Single-event upset prediction in static random access memory cell account for parameter variations · Sci. China Inf. Sci. 2019
Design of a high-performance 12T SRAM cell for single event upset tolerance · Sci. China Inf. Sci. 2021
Integrated circuit design
digital circuit design
0.512021
Design of a high-performance 12T SRAM cell for single event upset tolerance · Sci. China Inf. Sci. 2021
Integrated circuit design › memory circuit design
SRAM cell design
0.512021
Design of a high-performance 12T SRAM cell for single event upset tolerance · Sci. China Inf. Sci. 2021
Hardware reliability and fault tolerance › soft errors
single-event upset
0.412019
Single-event upset prediction in static random access memory cell account for parameter variations · Sci. China Inf. Sci. 2019
Hardware reliability and fault tolerance › soft errors
single-event upset mitigation
0.112021
Design of a high-performance 12T SRAM cell for single event upset tolerance · Sci. China Inf. Sci. 2021
Memory systems › random-access memory
SRAM
0.112019
Single-event upset prediction in static random access memory cell account for parameter variations · Sci. China Inf. Sci. 2019
Integrated circuit design › memory circuit design
SRAM cell
0.112019
Single-event upset prediction in static random access memory cell account for parameter variations · Sci. China Inf. Sci. 2019

Methods — techniques the papers use, named apart from their topics

12T SRAM topology · 0.5parameter variation modeling · 0.4
YearPublicationVenuePosition
2021 Design of a high-performance 12T SRAM cell for single event upset tolerance
Chunhua Qi, Yanqing Zhang 0012, Chaoming Liu, Liyi Xiao, Mingxue Huo, Guofu Zhai
Sci. China Inf. Sci.1
2021 Design of High-Reliability Memory Cell to Mitigate Single Event Multiple Node Upsets
abstract
As technology scaling down, the sensitivity of SRAM cells to radiation-induced Single Event Upsets (SEUs) increases, and Single Event Multiple Node Upsets (SEMNUs) due to charge sharing has also become one of the major concerns in memory cell designs. In this paper, a high-reliability radiation hardened memory cell (RH-14T) is proposed to mitigate SEMNUs. SPICE simulations and 3D technology computer aided design mixed-mode simulations were performed to verify the high robustness of the RH-14T cell to SEUs. Compared with previous radiation hardened memory cells, the proposed RH-14T cell has similar read access time, smaller write access time, and the read access time and write access time are less sensitive to process variations. The Read Static Noise Margin (RSNM) and Write Margin (WM) of the RH-14T cell are larger than those of the unhardened conventional 6T SRAM cell. The improvement of reliability is often a trade-off with area, power consumption and performance. In order to achieve high reliability, the RH-14T cell employs more transistors, so it has 1.5 times the power consumption overhead of 6T and a larger area penalty.
Liyi Xiao, Chunhua Qi, Jie Li 0030
IEEE Trans. Circuits Syst. I Regul. Pap.3
2019 Single-event upset prediction in static random access memory cell account for parameter variations
Mingxue Huo, Liyi Xiao, Chunhua Qi, Yanqing Zhang 0012, Jianning Ma, Yinghun Piao
Sci. China Inf. Sci.5
2018 Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications
Jing Guo 0004, Lei Zhu 0004, Huiliang Cao, Chunhua Qi, Xuebing Cao, Liyi Xiao, Zhigang Mao
IEEE Trans. Very Large Scale Integr. Syst.7