Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Javad Saber-Latibari

dblp:256/8563 · DBLP profile ↗
← Back
3ranked-venue papers
1as first author
2since 2021 · last 2021
0000-0002-3968-867XORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 1 first-author · 2 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Embedded and real-time systems · 52% Distributed systems · 21% Hardware reliability and fault tolerance · 21%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Embedded and real-time systems
real-time scheduling
0.922021
READY: Reliability- and Deadline-Aware Power-Budgeting for Heterogeneous Multicore Systems · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2021
Simultaneous Management of Peak-Power and Reliability in Heterogeneous Multicore Embedded Systems · IEEE Trans. Parallel Distributed Syst. 2020
Distributed systems
fault tolerance
0.412020
Simultaneous Management of Peak-Power and Reliability in Heterogeneous Multicore Embedded Systems · IEEE Trans. Parallel Distributed Syst. 2020
Hardware reliability and fault tolerance
reliability management
0.412020
Simultaneous Management of Peak-Power and Reliability in Heterogeneous Multicore Embedded Systems · IEEE Trans. Parallel Distributed Syst. 2020
Embedded and real-time systems
heterogeneous multi-core systems
0.112021
READY: Reliability- and Deadline-Aware Power-Budgeting for Heterogeneous Multicore Systems · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2021
Energy-efficient computing › power management › dynamic voltage and frequency scaling
dynamic frequency scaling
0.112020
Simultaneous Management of Peak-Power and Reliability in Heterogeneous Multicore Embedded Systems · IEEE Trans. Parallel Distributed Syst. 2020

Methods — techniques the papers use, named apart from their topics

online mapping and scheduling · 0.5adaptive power constraint · 0.5power density distribution · 0.4dynamic frequency scaling · 0.4
YearPublicationVenuePosition
2021 REALISM: Reliability-aware energy management in multi-level mixed-criticality systems with service level degradation
Hoora Sobhani, Sepideh Safari, Javad Saber-Latibari, Shaahin Hessabi
J. Syst. Archit.3
2021 READY: Reliability- and Deadline-Aware Power-Budgeting for Heterogeneous Multicore Systems
abstract
Tackling the dark silicon problem in a heterogeneous multicore system, the temperature constraints across the system should be addressed carefully by assigning a proper set of tasks to a pool of the heterogeneous cores during the run-time. When such a system is utilized in a reliable/real-time application, the reliability/timing constraints of the application should also be augmented to the temperature constraints and make the tasks mapping problem more and more complex. To solve the mapping problem in such a situation, we propose READY; an online reliability- and deadline-aware mapping and scheduling algorithm for heterogeneous multicore systems. READY utilizes an adaptive power constraint (as a metric for temperature measurement) that is updated according to the number and position of the active cores on the chip. READY, first, attempts to meet the reliability target of the system by improving the reliability of each task. Then, it performs the mapping and scheduling of the tasks on cores of different islands, so that the peak power and timing constraints are met. The simulation results illustrate that while READY guarantees the timing constraints and meets reliability targets, it improves the peak-power-aware system schedulability (chip performance) by 23.77% (up to 40.69%).
Javad Saber-Latibari, Mohsen Ansari, Pourya Gohari-Nazari, Sina Yari-Karin, Amir Mahdi Hosseini Monazzah, Alireza Ejlali
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.1
2020 Simultaneous Management of Peak-Power and Reliability in Heterogeneous Multicore Embedded Systems
abstract
Analysis of reliability, power, and performance at hardware and software levels due to heterogeneity is a crucial requirement for heterogeneous multicore embedded systems. Escalating power densities have led to thermal issues for heterogeneous multicore embedded systems. This paper proposes a peak-power-aware reliability management scheme to meet power constraints through distributing power density on the whole chip such that reliability targets are satisfied. In this paper, we consider peak power consumption as a system-level power constraint to prevent system failure. To balance the power consumption, we also employ a Dynamic Frequency Scaling (DFS) method to further reduce peak power consumption and satisfy thermal constraints on the chip. We illustrate the benefits of our scheme by comparing it with state-of-the-art schemes, resulting in average in 26.5 percent less peak power consumption (up to 54.3 percent).
Mohsen Ansari, Javad Saber-Latibari, Mostafa Pasandideh, Alireza Ejlali
IEEE Trans. Parallel Distributed Syst.2