Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Samuel Dewan

dblp:259/3627 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 2020
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Software engineering, system software, and programming languages
1 paper
Programming languages and type systems · 100%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Programming languages and type systems
domain-specific languages
0.412020
Programming Abstractions for Configurable Hardware: Survey and Research Directions · FPGA 2020
Programming languages and type systems › domain-specific languages
hardware description languages
0.412020
Programming Abstractions for Configurable Hardware: Survey and Research Directions · FPGA 2020
Electronic design automation
hardware/software co-design
0.412020
Programming Abstractions for Configurable Hardware: Survey and Research Directions · FPGA 2020
Electronic design automation
high-level synthesis
0.412020
Programming Abstractions for Configurable Hardware: Survey and Research Directions · FPGA 2020

Methods — techniques the papers use, named apart from their topics

systematic analysis · 0.9
YearPublicationVenuePosition
2020 Programming Abstractions for Configurable Hardware: Survey and Research Directions
abstract
Programming abstractions decrease the cognitive gap between program idealization and expression. In the software domain, this high-level expressive power is achieved through layered abstractions - virtual machines, compilers, operating systems - which translate, at design and runtime, programmer visible code into hardware-compatible code. While this paradigm is ideal for static, i.e., unmodifiable, hardware, several of these abstractions break down when programming configurable hardware. State of the art hardware/software co-design techniques (e.g., High Level Synthesis (HLS), Intermediate Fabrics) are, for the most part, ad hoc patches to the traditional abstraction stack, applicable only to specific toolchains or software components. In this paper, we survey current hardware design and hardware/software co-design abstractions, from the perspective of the design language/toolchain. We perform a systematic analysis of different design paradigms, including HLS, Domain Specific Languages (DSL), and new-generation Hardware Description Languages (HDL). We analyze how these paradigms differ in expressiveness, support for hardware/software interaction, hierarchy and modularity, HDL interoperability, and interface with the outside world.
Samuel Dewan, Paulo Garcia
FPGA1