Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Chaoyang Shen

dblp:259/3925 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 2020
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Hardware accelerators and domain-specific architectures · 50% Embedded and real-time systems · 25% Reconfigurable computing and FPGAs · 25%

Topics — the 4 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware accelerators and domain-specific architectures › machine learning accelerator
CNN accelerator
0.412020
INCAME: INterruptible CNN Accelerator for Multi-robot Exploration · FPGA 2020
Embedded and real-time systems › embedded hardware platform
FPGA-based embedded platform
0.412020
INCA: INterruptible CNN Accelerator for Multi-tasking in Embedded Robots · DAC 2020
Reconfigurable computing and FPGAs
FPGA-based embedded system
0.412020
INCAME: INterruptible CNN Accelerator for Multi-robot Exploration · FPGA 2020
Hardware accelerators and domain-specific architectures › machine learning accelerator
neural network accelerator
0.412020
INCA: INterruptible CNN Accelerator for Multi-tasking in Embedded Robots · DAC 2020

Methods — techniques the papers use, named apart from their topics

virtual-instruction-based interrupt · 0.4virtual instruction interrupt · 0.4post-processing acceleration · 0.4
YearPublicationVenuePosition
2020 INCA: INterruptible CNN Accelerator for Multi-tasking in Embedded Robots
abstract
In recent years, Convolutional Neural Network (CNN) has been widely used in robotics, which has dramatically improved the perception and decision-making ability of robots. A series of CNN accelerators have been designed to implement energy-efficient CNN on embedded systems. However, despite the high energy efficiency on CNN accelerators, it is difficult for robotics developers to use it. Since the various functions on the robot are usually implemented independently by different developers, simultaneous access to the CNN accelerator by these multiple independent processes will result in hardware resources conflicts.To handle the above problem, we propose an INterruptible CNN Accelerator (INCA) to enable multi-tasking on CNN accelerators. In INCA, we propose a Virtual-Instruction-based interrupt method (VI method) to support multi-task on CNN accelerators. Based on INCA, we deploy the Distributed Simultaneously Localization and Mapping (DSLAM) on an embedded FPGA platform. We use CNN to implement two key components in DSLAM, Feature-point Extraction (FE) and Place Recognition (PR), so that they can both be accelerated on the same CNN accelerator. Experimental results show that, compared to the layer-by-layer interrupt method, our VI method reduces the interrupt respond latency to 1%.
Zhilin Xu, Shulin Zeng, Chao Yu 0005, Jiantao Qiu, Chaoyang Shen, Yuanfan Xu, Guohao Dai 0001, Yu Wang 0002, Huazhong Yang
DAC6
2020 INCAME: INterruptible CNN Accelerator for Multi-robot Exploration
abstract
Multi-Robot Exploration (MR-Exploration) that provides the location and map is a basic task for many multi-robot applications. Recent researches introduce Convolutional Neural Network (CNN) to critical components in MR-Exploration, like Feature-point Extraction (FE) and Place Recognition (PR), to improve the system performance. Such CNN-based MR-Exploration requires running multiple CNN models simultaneously, together with complex post-processing algorithms, greatly challenges the hardware platforms, which are usually embedded systems. Previous researches have shown that FPGA is a good candidate for CNN processing on embedded platforms. But such accelerators usually process different models sequentially, lacking the ability to schedule multiple tasks at runtime. Furthermore, post-processing of CNNs in FE is also computation consuming and becomes the system bottleneck after accelerating the CNN models. To handle such problems, we propose an INterruptible CNN Accelerator for Multi-Robot Exploration (INCAME) framework for rapid deployment of robot applications on FPGA. In INCAME, we propose a virtual-instruction-based interrupt method to support multi-task on CNN accelerators. INCAME also includes hardware modules to accelerate the post-processing of the CNN-based components. Experimental results show that INCAME enables multi-task scheduling on the CNN accelerator with negligible performance degradation (0.3%). With the help of multi-task supporting and post-processing acceleration, INCAME enables embedded FPGA to execute MR-Exploration in real time (20 fps).
Zhilin Xu, Shulin Zeng, Chao Yu 0005, Jiantao Qiu, Chaoyang Shen, Yuanfan Xu, Guohao Dai 0001, Yu Wang 0002, Huazhong Yang
FPGA6