Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from EDBT 2026 / reviewers in the wild / expert

Haruo Akimoto

dblp:26/4249 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1983
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Software engineering, systems software and programming languages · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 100%
Software engineering, system software, and programming languages
1 paper
Runtime systems and virtual machines · 100%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture › special-purpose processor
LISP machine		 0.011983
ALPHA: A High-Performance LISP Machine Equipped with a New Stack Structure and Garbage Collection System · ISCA 1983
Runtime systems and virtual machines
garbage collection		 0.011983
ALPHA: A High-Performance LISP Machine Equipped with a New Stack Structure and Garbage Collection System · ISCA 1983

Methods — techniques the papers use, named apart from their topics

architectural design · 0.0
YearPublicationVenuePosition
1983 ALPHA: A High-Performance LISP Machine Equipped with a New Stack Structure and Garbage Collection System
abstract
ALPHA is a dedicated machine designed for high-speed list processing. In this article, we describe a highly effective stack which can support a value cache and virtual stack, and high-speed garbage collection algorithm for virtual memory. These new ideas have been studied in ALPHA. ALPHA is designed as a back end processor for a large computer under TSS. ALPHA allows TSS users to do more high-speed list processing than a large computer does.
Hiromu Hayashi, Akira Hattori, Haruo Akimoto
 ISCA3