Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jaeha Lee

dblp:266/5826 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
2since 2021 · last 2025
—ORCID · conflict

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 1 · 1 since 2021Systems, architecture and hardware · 1 · 1 since 2021Databases, data management, data science and information retrieval · 1Graphics, computer vision, multimedia, augmented reality and games · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 50% Electronic design automation · 25% Energy-efficient computing · 25%
Artificial intelligence
1 paper
3D vision · 77% Deep learning architectures and training · 23%
Databases, data mining, and information retrieval
1 paper
Query processing and optimization · 50% Database system architecture and tuning · 50%

Topics — the 8 heaviest of 10, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Energy-efficient computing
leakage power reduction
0.912025
Late Breaking Results: Utilization of Hybrid Threshold-Voltage Flip-flops for Power Recovery · DAC 2025
Integrated circuit design
low-power circuit design
0.912025
Late Breaking Results: Utilization of Hybrid Threshold-Voltage Flip-flops for Power Recovery · DAC 2025
Integrated circuit design › low-power circuit design
multi-threshold voltage design
0.912025
Late Breaking Results: Utilization of Hybrid Threshold-Voltage Flip-flops for Power Recovery · DAC 2025
Electronic design automation
physical design
0.912025
Late Breaking Results: Utilization of Hybrid Threshold-Voltage Flip-flops for Power Recovery · DAC 2025
Computer vision › 3D vision › point cloud analysis › point cloud learning
point cloud data augmentation
0.512021
Regularization Strategy for Point Cloud via Rigidly Mixed Sample · CVPR 2021
Computer vision › 3D vision
point cloud processing
0.512021
Regularization Strategy for Point Cloud via Rigidly Mixed Sample · CVPR 2021
Machine learning › Deep learning architectures and training
data augmentation
0.112021
Regularization Strategy for Point Cloud via Rigidly Mixed Sample · CVPR 2021
Machine learning › Deep learning architectures and training › data augmentation
mixup
0.112021
Regularization Strategy for Point Cloud via Rigidly Mixed Sample · CVPR 2021

Methods — techniques the papers use, named apart from their topics

rigid subset mixing · 0.5neighboring function · 0.5visualization · 0.4end-to-end graph · 0.4
YearPublicationVenuePosition
2025 Late Breaking Results: Utilization of Hybrid Threshold-Voltage Flip-flops for Power Recovery
abstract
As the process technology advances, reducing the leakage power as much as possible is one of the utmost challenging tasks in chip implementation. Utilizing cells with multi-VT (threshold voltage) is known to be a very effective method for optimizing leakage power under timing constraints. However, for the sequential cells on the timing critical paths in circuits, there is no easy way for the multi-VT method to reduce the leakage power unless timing is not sacrificed. To overcome this barrier, we introduce a set of new standard cells called hybrid-VT flipflop cells, each of which is implemented with two different VT types, one implanted onto its master latch while the other onto its slave latch, by which the setup time and clock-to-Q delay can be controlled individually and independently. We confirm that applying our power recovery method utilizing hybrid-VT flipflop cells to the benchmark circuits, which have already been optimized by the conventional multi-VT cells, is able to further reduce the leakage power by 8.97% with no timing degradation.
Sehyeon Chung, Hyun-chul Hwang, Byung-Su Kim, Jaeha Lee, Kunhyuk Kang
DAC4
2021 Regularization Strategy for Point Cloud via Rigidly Mixed Sample
abstract
Data augmentation is an effective regularization strategy to alleviate the overfitting, which is an inherent drawback of the deep neural networks. However, data augmentation is rarely considered for point cloud processing despite many studies proposing various augmentation methods for image data. Actually, regularization is essential for point clouds since lack of generality is more likely to occur in point cloud due to small datasets. This paper proposes a Rigid Subset Mix (RSMix)1, a novel data augmentation method for point clouds that generates a virtual mixed sample by replacing part of the sample with shape-preserved subsets from another sample. RSMix preserves structural information of the point cloud sample by extracting subsets from each sample without deformation using a neighboring function. The neighboring function was carefully designed considering unique properties of point cloud, unordered structure and non-grid. Experiments verified that RSMix successfully regularized the deep neural networks with remarkable improvement for shape classification. We also analyzed various combinations of data augmentations including RSMix with single and multi-view evaluations, based on abundant ablation studies.
Dogyoon Lee, Jaeha Lee, Junhyeop Lee, Hyeongmin Lee, Minhyeok Lee, Sungmin Woo, Sangyoun Lee
CVPR2
2020 ProcAnalyzer: Effective Code Analyzer for Tuning Imperative Programs in SAP HANA
abstract
Troubleshooting imperative programs at runtime is very challenging because the final optimized plan is quite different from the original design time model. In this demonstration, we present ProcAnalyzer, an expressive and intuitive tool for troubleshooting issues related to performance, code quality, and security. We propose end-to-end graph (E2EGraph) that provides a holistic view of design time, compile time, and runtime behavior so that end users and engine developers easily find the correlations between design time and runtime. ProcAnalyzer provides suggestions and visualization to find problematic statements through the E2EGraph.
Kisung Park 0001, Taeyoung Jeong, Chanho Jeong, Jaeha Lee, Donghun Lee 0001, Young-Koo Lee
SIGMOD Conference4