Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Renshan Liu

dblp:272/5953 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 2020
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 61% Distributed systems · 30% Energy-efficient computing · 9%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems
hybrid memory
0.412020
Object-Level Memory Allocation and Migration in Hybrid Memory Systems · IEEE Trans. Computers 2020
Memory systems › hybrid memory
non-volatile memory and DRAM
0.412020
Object-Level Memory Allocation and Migration in Hybrid Memory Systems · IEEE Trans. Computers 2020
Distributed systems › distributed object systems
object migration
0.412020
Object-Level Memory Allocation and Migration in Hybrid Memory Systems · IEEE Trans. Computers 2020
Energy-efficient computing › power-performance tradeoff
energy-delay product optimization
0.112020
Object-Level Memory Allocation and Migration in Hybrid Memory Systems · IEEE Trans. Computers 2020

Methods — techniques the papers use, named apart from their topics

static code instrumentation · 0.4profiling · 0.4performance/energy modeling · 0.4
YearPublicationVenuePosition
2020 Object-Level Memory Allocation and Migration in Hybrid Memory Systems
abstract
Hybrid memory systems composed of emerging non-volatile memory (NVM) and DRAM have drawn increasing attention in recent years. To fully exploit the advantages of both NVM and DRAM, a primary goal is to properly place application data on the hybrid memories. Previous studies have focused on page migration schemes to achieve higher performance and energy efficiency. However, those schemes all rely on online page access monitoring (costly), and data migration at the page granularity may cause additional overhead due to DRAM bandwidth contention and maintenance of cache/TLB consistency. In this article, we present Object-level memory Allocation and Migration (OAM) mechanisms for hybrid memory systems. OAM exploits a profiling tool to characterize objects' memory access patterns at different execution phases of applications, and applies a performance/energy model to direct the initial static memory allocation and runtime dynamic object migration between NVM and DRAM. Based on our newly-developed programming interfaces for hybrid memory systems, application source codes can be automatically transformed via static code instrumentation. We evaluate OAM on an emulated hybrid memory system, and experimental results show that OAM can significantly reduce system energy-delay-product by 61 percent on average compared to a page-interleaving data placement scheme. It can also significantly reduce data migration overhead by 83 and 69 percent compared to the state-of-the-art page migration scheme CLOCK-DWF and 2PP, respectively, while improving application performance by up to 22 and 10 percent.
Haikun Liu, Renshan Liu, Xiaofei Liao, Hai Jin 0001, Bingsheng He, Yu Zhang 0027
IEEE Trans. Computers2