Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Po-Han Su

dblp:283/0602 · DBLP profile ↗
← Back
3ranked-venue papers
1as first author
2since 2021 · last 2024
—ORCID · conflict

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 1 first-author · 2 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 93% Integrated circuit design · 7%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › physical design › placement › circuit placement
3D IC placement
0.812024
Mixed-Size 3D Analytical Placement with Heterogeneous Technology Nodes · DAC 2024
Electronic design automation › physical design › placement
mixed-size placement
0.812024
Mixed-Size 3D Analytical Placement with Heterogeneous Technology Nodes · DAC 2024
Electronic design automation
physical design
0.812024
Mixed-Size 3D Analytical Placement with Heterogeneous Technology Nodes · DAC 2024
Electronic design automation › physical design
placement
0.812024
Mixed-Size 3D Analytical Placement with Heterogeneous Technology Nodes · DAC 2024
Integrated circuit design
3d integration
0.212024
Mixed-Size 3D Analytical Placement with Heterogeneous Technology Nodes · DAC 2024

Methods — techniques the papers use, named apart from their topics

quadratic programming · 0.8analytical placement · 0.8
YearPublicationVenuePosition
2024 Mixed-Size 3D Analytical Placement with Heterogeneous Technology Nodes
abstract
This paper proposes a mixed-size 3D analytical placement framework for face-to-face stacked integrated circuits fabricated with heterogeneous technology nodes and connected by hybrid bonding technology. The proposed framework efficiently partitions a given netlist into two dies and optimizes the positions of each macro, standard cell, and hybrid bonding terminal (HBT). A multi-technology objective function and a multi-technology density penalty calculation process are adopted to handle the heterogeneous-technology-node constraints during mixed-size 3D global placement. Furthermore, a 3D objective function is used to refine the placement result during HBT-cell co-optimization. Our placer achieves the best results for all contest test cases compared with the participating teams at the 2023 CAD Contest at ICCAD on 3D Placement with Macros.
Yan-Jen Chen, Cheng-Hsiu Hsieh, Po-Han Su, Shao-Hsiang Chen, Yao-Wen Chang
DAC3
2022 High-Pass Sigma-Delta Modulator with Operational Amplifier Sharing and Noise-Coupling Technique for Biomedical Signal Acquisition
abstract
A 3rd-order feedforward high-pass sigma-delta modulator (HPSDM) with operational amplifier (op-amp) sharing and noise-coupling techniques is presented in this paper. The modulator is suitable for biomedical signal acquisition with features of high resolution and low power consumption. Op-amp sharing technique has been utilized to reduce the number of amplifiers. To add an additional noise-shaping order, the noise-coupling technique is embedded in the summing stage without additional amplifier. To overcome the circuit sensitivity to process variation and capacitor mismatch, a new high-pass integrator structure is proposed. Simulation results reveal a Signal-to-Noise and Distortion Ratio (SNDR) of 79.64 dB consuming 1.31 $\mu$W under 1.2 V supply voltage, which can achieve peak Schreier Figure-of-Merit (FoM) of 161.64 dB and peak Walden FoM of 0.4 pJ/conv.
Hao-Yun Lee, Chia-Ho Kung, Po-Han Su, Ju-Yi Chen, Shuenn-Yuh Lee
ISCAS3
2020 Operational Amplifier Sharing Based High-Pass Sigma-Delta Modulator with Programmable Feedforward Coefficients for ECG Signal Acquisition
abstract
A high-pass sigma-delta modulator (HPSDM) that uses operational amplifier (op-amp) sharing and programmable feed-forward coefficients is presented for an electrocardiography (ECG) signal detection system. Op-amp sharing is used to reduce the quantity of amplifiers because they dominate the entire power consumption of the HPSDM. Moreover, the amplitude of the ECG varies from person to person; hence, programmable feed-forward coefficients are used to adjust the dynamic range of HPSDM to obtain high resolution across users. This technique is implemented using the 0.18 μm standard CMOS process. Measurement results reveal that the proposed HPSDM has a signal-to-noise and distortion (SNDR) of 54.5 dB and a power of 2.25 μW under a 1.2 V supply voltage to achieve the figure of merit of 12.96 pJ/conv. In terms of other settings, the proposed HPSDM has an SNDR of 64.8 dB and a power of 5.2 μW under a 1.8 V supply voltage to achieve the figure of merit of 9.15 pJ/conv. Both modes extend the dynamic range of 12 dB according to the programmable feed-forward coefficients.
Po-Han Su, Kuan-Lin Huang, Shuenn-Yuh Lee
ISCAS1