Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Charles A. Murphy

dblp:285/0910 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1988
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Computer networks · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Interconnection networks and networks-on-chip · 100%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Interconnection networks and networks-on-chip › switch architecture
output-buffered switching
0.011988
A high-performance switch fabric for integrated circuit and packet switching · INFOCOM 1988
Interconnection networks and networks-on-chip › switch architecture
self-routing switch
0.011988
A high-performance switch fabric for integrated circuit and packet switching · INFOCOM 1988
Interconnection networks and networks-on-chip
switching network
0.011988
A high-performance switch fabric for integrated circuit and packet switching · INFOCOM 1988

Methods — techniques the papers use, named apart from their topics

fixed-length minipackets · 0.0FIFO output queueing · 0.0
YearPublicationVenuePosition
1988 A high-performance switch fabric for integrated circuit and packet switching
abstract
An architecture is described for a high-performance switching fabric that can accommodate circuit-switched and packet-switched traffic in a unified manner. The switch fabric is self-routing and uses fixed-length minipackets within the switching fabric for all types of connections. Its architecture provides full input/output connectivity paths with FIFO (first-in-first-out) queueing at each output. The connection paths are non-overlapping, so there is no internal blocking. Because of output queueing, there is also practically no output port blocking. The uniformity in architecture allows the construction of any size fabric from a single basic module which could be realized on a single chip. Larger-size configurations can be realized either as single-stage configuration.>
Hamid Ahmadi, Wolfgang E. Denzel, Charles A. Murphy, Erich Port
INFOCOM3