Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Leonid Baraz

dblp:29/2658 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 2003
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Software engineering, system software, and programming languages
1 paper
Runtime systems and virtual machines · 100%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Runtime systems and virtual machines
binary translation
0.012003
IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems · MICRO 2003
Runtime systems and virtual machines › binary translation
dynamic translation
0.012003
IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems · MICRO 2003
Processor architecture and microarchitecture
instruction set architecture
0.012003
IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems · MICRO 2003

Methods — techniques the papers use, named apart from their topics

two-phase translation · 0.1
YearPublicationVenuePosition
2003 IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems
abstract
IA-32 execution layer (IA-32 EL) is a new technology that executes IA-32 applications on Intel Itanium processor family systems. Currently, support for IA-32 applications on Itanium-based platforms is achieved using hardware circuitry on the Itanium processors. This capability will be enhanced with IA-32 EL - software that will ship with Itanium-based operating systems and will convert IA-32 instructions into Itanium instructions via dynamic translation. In this paper, we describe aspects of the IA-32 execution layer technology, including the general two-phase translation architecture and the usage of a single translator for multiple operating systems. The paper provides details of some of the technical challenges such as precise exception, emulation of FP, MMX, and Intel streaming SIMD extension instructions, and misalignment handling. Finally, the paper presents some performance results.
Leonid Baraz, Tevi Devor, Orna Etzion, Shalom Goldenberg, Alex Skaletsky, Yigel Zemach
MICRO1