Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from EDBT 2026 / reviewers in the wild / expert

Dyson Wilkes

dblp:29/4191 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1999
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › system-level design
interface-based design		 0.011999
Application of High Level Interface-Based Design to Telecommunications System Hardware · DAC 1999
Electronic design automation
system-level design		 0.011999
Application of High Level Interface-Based Design to Telecommunications System Hardware · DAC 1999
Electronic design automation › hardware verification and test
hardware verification		 0.011999
Application of High Level Interface-Based Design to Telecommunications System Hardware · DAC 1999

Methods — techniques the papers use, named apart from their topics

VHDL+ · 0.0
YearPublicationVenuePosition
1999 Application of High Level Interface-Based Design to Telecommunications System Hardware
abstract
The assumption in moving system modelling to higher levels is that this improves the design process by allowing exploration of the architecture, providing an unambiguous specification and catching system errors early.We used the interface-based high level abstractions of VHDL+ in a real design, and in parallel with the actual project to investigate the validity of these claims.
Dyson Wilkes, M. M. Kamal Hashmi
 DAC1