Demo Data from EDBT 2026 / reviewers in the wild / expert
Sanjay Anantha Rao
dblp:290/8800
· DBLP profile ↗
1ranked-venue papers
0as first author
1since 2021 · last 2021
—ORCID · none
Domains — the database's venue-derived domains; a paper can count in several
Systems, architecture and hardware · 1 · 1 since 2021
Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.
| Computer architecture, parallel and distributed computing, and storage systems
1 paper |
Emerging computing paradigms · 30% Storage systems · 30% Reconfigurable computing and FPGAs · 30% |
Topics — the 4 heaviest of 4, each with the papers that count most for it
| Topic | Weight | Papers | Last | Evidence papers |
|---|---|---|---|---|
Storage systems › data representation
data encoding |
0.5 | 1 | 2021 | Revisiting HyperDimensional Learning for FPGA and Low-Power Architectures · HPCA 2021 |
Reconfigurable computing and FPGAs
FPGA accelerator |
0.5 | 1 | 2021 | Revisiting HyperDimensional Learning for FPGA and Low-Power Architectures · HPCA 2021 |
Emerging computing paradigms › neuromorphic computing
hyperdimensional computing |
0.5 | 1 | 2021 | Revisiting HyperDimensional Learning for FPGA and Low-Power Architectures · HPCA 2021 |
Distributed systems
edge computing |
0.1 | 1 | 2021 | Revisiting HyperDimensional Learning for FPGA and Low-Power Architectures · HPCA 2021 |
Methods — techniques the papers use, named apart from their topics
model compression · 0.5computation reuse · 0.5
| Year | Publication | Venue | Position |
|---|---|---|---|
| 2021 | Revisiting HyperDimensional Learning for FPGA and Low-Power ArchitecturesabstractToday's applications are using machine learning algorithms to analyze the data collected from a swarm of devices on the Internet of Things (IoT). However, most existing learning algorithms are overcomplex to enable real-time learning on IoT devices with limited resources and computing power. Recently, Hyperdimensional computing (HDC) is introduced as an alternative computing paradigm for enabling efficient and robust learning. HDC emulates the cognitive task by representing the values as patterns of neural activity in high-dimensional space. HDC first encodes all data points to high-dimensional vectors. It then efficiently performs the learning task using a well-defined set of operations. Existing HDC solutions have two main issues that hinder their deployments on low-power embedded devices: (i) the encoding module is costly, dominating 80% of the entire training performance, (ii) the HDC model size and the computation cost grow significantly with the number of classes in online inference.In this paper, we proposed a novel architecture, LookHD, which enables real-time HDC learning on low-power edge devices. LookHD exploits computation reuse to memorize the encoding module and simplify its computation with single memory access. LookHD also address the inference scalability by exploiting HDC governing mathematics that compresses the HDC trained model into a single hypervector. We present how the proposed architecture can be implemented on the existing low power architectures: ARM processor and FPGA design. We evaluate the efficiency of the proposed approach on a wide range of practical classification problems such as activity recognition, face recognition, and speech recognition. Our evaluations show that LookHD can achieve, on average, $ 28.3\times$ faster and $ 97.4\times$ more energy-efficient training as compared to the state-of-the-art HDC implemented on the FPGA. Similarly, in the inference, LookHD is $ 2.2\times$ faster, $ 4.1\times$ more energy-efficient, and has $ 6.3\times$ smaller model size than the same state-of-the-art algorithms. Mohsen Imani, Zhuowen Zou, Samuel Bosch, Sanjay Anantha Rao, Sahand Salamat, Venkatesh Kumar, Yeseong Kim, Tajana Rosing |
HPCA | 4 |