Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Yuanjing Lin

dblp:295/8045 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
2since 2021 · last 2023
—ORCID · unresolved

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 70% Storage systems · 30%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems
hybrid memory
0.712023
Cooperative Buffer Management With Fine-Grained Data Migrations for Hybrid Memory Systems · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2023
Memory systems › non-volatile memory
persistent memory
0.712023
Cooperative Buffer Management With Fine-Grained Data Migrations for Hybrid Memory Systems · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2023
Storage systems › data reduction
write reduction
0.712023
Cooperative Buffer Management With Fine-Grained Data Migrations for Hybrid Memory Systems · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2023
Memory systems
non-volatile memory
0.212023
Cooperative Buffer Management With Fine-Grained Data Migrations for Hybrid Memory Systems · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2023

Methods — techniques the papers use, named apart from their topics

sector-grained migration · 0.7out-of-place update · 0.7multigrained buffering · 0.7
YearPublicationVenuePosition
2023 Cooperative Buffer Management With Fine-Grained Data Migrations for Hybrid Memory Systems
abstract
Hybrid memory composed of DRAM and persistent memory (PM) offers a promising way to realize large-capacity main memory supporting in-memory data storage and computing. However, traditional buffer management schemes focus on improving the hit ratio but lack awareness of the limitations of PM, e.g., slower write time and lower write endurance than DRAM. Therefore, developing new buffer management policies that can reduce costly write-backs of PM blocks while maintaining high performance for the hybrid buffer, is of paramount importance. Existing approaches mainly use a page-grained buffering policy, which will cause unnecessary data migrations between DRAM and PM, leading to a high number of disk I/Os and PM writes. Aiming to reduce I/O costs and PM writes, we propose a new buffer manager named HiBuffer for DRAM/PM-based hybrid memory systems. HiBuffer presents several novel ideas. First, it adopts multigrained data layouts to manage the hybrid buffer cooperatively. In addition to the page granularity, we introduce Lines for the DRAM buffer and Sectors to the PM buffer, forming a buffer with three granularities, including Line, Sector, and Page. We prove that the multigrained cooperative buffer management can deliver higher performance than existing page-grained schemes. Second, we propose a sector-grained method to migrate data from DRAM to PM, which can avoid unnecessary data movements and reduce PM writes. Third, we use an out-of-place updating mechanism to absorb updates in DRAM, which can further reduce the writes to PM. We compare HiBuffer with three existing schemes, including LRU, CLOCK-DWF, and MiniPage, on five synthetic workloads and the YCSB benchmark using real Intel Optane DC PM. The results in terms of various metrics, including running time, PM writes, hit ratio, and disk I/Os, suggest the efficiency of HiBuffer. In particular, HiBuffer reduces the running time by up to 37.8% and the writes to PM by up to 83% compared to the competitors when evaluated on the YCSB benchmark.
Peiquan Jin, Yongping Luo, Zhaole Chu, Yigui Yuan, Xujian Zhao, Yuanjing Lin, Kuankuan Guo
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.7
2022 Efficient Data Placement for Zoned Namespaces (ZNS) SSDs
Peiquan Jin, Mingchen Lu, Xiangyu Zhuang, Yuanjing Lin, Kuankuan Guo
NPC6