Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jon M. Slaughter

dblp:300/6448 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 2016
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Applied, interdisciplinary, general and emerging computing · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Memory systems · 98% Integrated circuit design · 2%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems › non-volatile memory
magnetic random access memory
0.322016
Magnetoresistive Random Access Memory · Proc. IEEE 2016
Magnetoresistive random access memory using magnetic tunnel junctions · Proc. IEEE 2003
Memory systems
non-volatile memory
0.322016
Magnetoresistive Random Access Memory · Proc. IEEE 2016
Magnetoresistive random access memory using magnetic tunnel junctions · Proc. IEEE 2003
Memory systems › non-volatile memory › magnetic random access memory
STT-MRAM
0.212016
Magnetoresistive Random Access Memory · Proc. IEEE 2016
Integrated circuit design › semiconductor device fabrication
CMOS technology
0.012003
Magnetoresistive random access memory using magnetic tunnel junctions · Proc. IEEE 2003

Methods — techniques the papers use, named apart from their topics

spintronics · 0.0magnetic tunnel junction · 0.0
YearPublicationVenuePosition
2016 Magnetoresistive Random Access Memory
abstract
In this paper, a review of the developments in MRAM technology over the past 20 years is presented. The various MRAM generations are described with a particular focus on spin-transfer torque MRAM (STT-MRAM) which is currently receiving the greatest attention. The working principles of these various MRAM generations, the status of their developments, and demonstrations of working circuits, including already commercialized MRAM products, are discussed.
Dmytro Apalkov, Bernard Dieny, Jon M. Slaughter
Proc. IEEE3
2003 Magnetoresistive random access memory using magnetic tunnel junctions
abstract
Magnetoresistive random access memory (MRAM) technology combines a spintronic device with standard silicon-based microelectronics to obtain a combination of attributes not found in any other memory technology. Key attributes of MRAM technology are nonvolatility and unlimited read and write endurance. Magnetic tunnel junction (MTJ) devices have several advantages over other magnetoresistive devices for use in MRAM cells, such as a large signal for the read operation and a resistance that can be tailored to the circuit. Due to these attributes, MTJ MRAM can operate at high speed and is expected to have competitive densities when commercialized. In this paper, we review our recent progress in the development of MTJ-MRAM technology. We describe how the memory operates, including significant aspects of reading, writing, and integration of the magnetic material with CMOS, which enabled our recent demonstration of a 1-Mbit memory chip. Important memory attributes are compared between MRAM and other memory technologies.
Saied Tehrani, Jon M. Slaughter, Mark Deherrera, Brad N. Engel, Nicholas D. Rizzo, John Salter, Mark Durlam, Renu W. Dave, Jason Janesky, Brian Butcher, Ken Smith, Greg Grynkewich
Proc. IEEE2