Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Taehyun Noh

dblp:305/7811 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
2since 2021 · last 2025
—ORCID · conflict

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 1 · 1 since 2021Security and privacy · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Network and information security
1 paper
Hardware security and side channels · 50% Systems and software security · 25% Authentication and access control · 25%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 100%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Authentication and access control › access control models
capability-based access control
0.712023
Capacity: Cryptographically-Enforced In-Process Capabilities for Modern ARM Architectures · CCS 2023
Hardware security and side channels › trusted execution environments
hardware isolation
0.712023
Capacity: Cryptographically-Enforced In-Process Capabilities for Modern ARM Architectures · CCS 2023
Systems and software security › memory safety › memory isolation
in-process isolation
0.712023
Capacity: Cryptographically-Enforced In-Process Capabilities for Modern ARM Architectures · CCS 2023
Hardware security and side channels
trusted execution environments
0.712023
Capacity: Cryptographically-Enforced In-Process Capabilities for Modern ARM Architectures · CCS 2023
Processor architecture and microarchitecture › instruction set architecture › RISC
ARM architecture
0.212023
Capacity: Cryptographically-Enforced In-Process Capabilities for Modern ARM Architectures · CCS 2023

Methods — techniques the papers use, named apart from their topics

pointer authentication · 1.3memory tagging extension · 1.3capability-based access control · 1.3
YearPublicationVenuePosition
2025 Multi-feature representation-based graph attention networks for predicting potential supply relationships in a large-scale supply chain network
Jimin Go, Taehyun Noh, Seokwoo Song
Expert Syst. Appl.3
2023 Capacity: Cryptographically-Enforced In-Process Capabilities for Modern ARM Architectures
abstract
In-process compartmentalization and access control have been actively explored to provide in-place and efficient isolation of in-process security domains. Many works have proposed compartmentalization schemes that leverage hardware features, most notably using the new page-based memory isolation feature called Protection Keys for Userspace (PKU) on x86. Unfortunately, the modern ARM architecture does not have an equivalent feature. Instead, newer ARM architectures introduced Pointer Authentication (PA) and Memory Tagging Extension (MTE), adapting the reference validation model for memory safety and runtime exploit mitigation. We argue that those features have been underexplored in the context of compartmentalization and that they can be retrofitted to implement a capability-based in-process access control scheme.
Kha Dinh Duy, Kyuwon Cho, Taehyun Noh, Hojoon Lee 0001
CCS3