Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Hrivu Banerjee

dblp:307/1759 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
1since 2021 · last 2021
0000-0002-9185-1438ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Network and information security
1 paper
Hardware security and side channels · 67% Cryptographic primitives and cryptanalysis · 33%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 100%

Topics — the 4 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware security and side channels › hardware obfuscation › logic obfuscation
logic locking
0.512021
ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2021
Cryptographic primitives and cryptanalysis › cryptanalysis
oracle attacks
0.512021
ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2021
Hardware security and side channels › hardware obfuscation › logic obfuscation › logic locking
SAT-based attack
0.512021
ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2021
Integrated circuit design › digital circuit design
sequential circuit design
0.112021
ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2021

Methods — techniques the papers use, named apart from their topics

machine learning-based modeling · 1.0SAT attack · 1.0
YearPublicationVenuePosition
2021 ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking
abstract
In logic locking, the finite-state machine (FSM) embedded in a sequential circuit is often chosen to be obfuscated. Such an obfuscation scheme using a class of nongroup additive cellular automata (CA) called$D1 * CA$and$D1 * CA_{\mathrm{ dual}}$to obfuscate each state transition of an FSM has been proposed previously. Since$D1 * CA$and$D1 * CA_{\mathrm{ dual}}$provide high testability even in the absence of scan-based design-for-testability techniques, they conceal the sequential elements, thus thwarting several existing scan-chain attacks. In this article, we introduce a novel attack to extract the secret key used to obfuscate each state transition of the FSM, by utilizing the information leaked by the leftmost CA cell, which is obtained via an oracle query to the obfuscated circuit. The proposed attack has two variants: 1) when the combinational circuit of theInterrupt Logicis not logic encrypted and 2) when theInterrupt Logicis logic encrypted with a$k$-bit key. The first attack variant has a complexity of$\mathcal {O}(n \cdot m)$, where$n$denotes the number of transitions in the FSM, and$m$denotes the maximum transition cycle length of the underlying$D1 * CA$. The second attack variant has a complexity of$\mathcal {O}(n\cdot q_{\mathrm{ max}})$, where$q_{\mathrm{ max}}$denotes the maximum number of oracle queries (equal to the number of primary inputs involved in that state transition), followed by a SAT-attack to extract the$k$-bit key of the correspondingInterrupt Logic. The experimental evaluation of the attack on CA-based obfuscated benchmark circuits establishes the effectiveness of our proposed attack.
Akashdeep Saha, Hrivu Banerjee, Rajat Subhra Chakraborty, Debdeep Mukhopadhyay
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2