Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data.

Ana Khorguani

dblp:317/2472 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
1since 2021 · last 2022
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Distributed systems · 50% Memory systems · 25% Storage systems · 25%
Software engineering, system software, and programming languages
1 paper
Concurrent programming · 100%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Distributed systems › fault tolerance
checkpointing
0.612022
ResPCT: fast checkpointing in non-volatile memory for multi-threaded applications · EuroSys 2022
Storage systems
crash consistency
0.612022
ResPCT: fast checkpointing in non-volatile memory for multi-threaded applications · EuroSys 2022
Distributed systems
fault tolerance
0.612022
ResPCT: fast checkpointing in non-volatile memory for multi-threaded applications · EuroSys 2022
Memory systems
non-volatile memory
0.612022
ResPCT: fast checkpointing in non-volatile memory for multi-threaded applications · EuroSys 2022
Concurrent programming › concurrency models › multithreading
multithreaded programs
0.212022
ResPCT: fast checkpointing in non-volatile memory for multi-threaded applications · EuroSys 2022

Methods — techniques the papers use, named apart from their topics

in-cache-line logging · 1.1
YearPublicationVenuePosition
2022 ResPCT: fast checkpointing in non-volatile memory for multi-threaded applications
abstract
Non-volatile memory (NVMM) technologies are a great opportunity to build fast fault-tolerant programs, as they provide persistent storage in main memory. However, since the processor caches remain volatile, solutions are needed to recover a consistent state from NVMM after a crash. This paper presents ResPCT, a checkpointing approach to make multi-threaded programs fault tolerant, by flushing persistent data structures to NVMM periodically. ResPCT uses In-Cache-Line logging to efficiently track modifications during failure-free execution, and to restore a consistent state after a crash. The ResPCT API enables programmers to position restart points in their program, which simplifies the identification of the persistent program state and can also help improving performance. Experiments with representative benchmarks and applications, show that ResPCT can outperform state-of-the-art solutions by up to 2.7×, and that its overhead can be as low as 4% at large core count.
Ana Khorguani, Thomas Ropars, Noel De Palma
EuroSys1