Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Lijia Cai

dblp:326/1607 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
3since 2021 · last 2024
0009-0009-1725-2750ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 2 · 2 since 2021Systems, architecture and hardware · 1 · 1 since 2021Software engineering, systems software and programming languages · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 91% Reconfigurable computing and FPGAs · 9%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › hardware verification and test › hardware verification
assertion-based verification
0.812024
Hassert: Hardware Assertion-Based Verification Framework with FPGA Acceleration · ASPLOS (4) 2024
Electronic design automation › hardware verification and test › functional verification
FPGA verification
0.812024
Hassert: Hardware Assertion-Based Verification Framework with FPGA Acceleration · ASPLOS (4) 2024
Electronic design automation › hardware verification and test
hardware verification
0.812024
Hassert: Hardware Assertion-Based Verification Framework with FPGA Acceleration · ASPLOS (4) 2024
Reconfigurable computing and FPGAs
FPGA prototyping
0.212024
Hassert: Hardware Assertion-Based Verification Framework with FPGA Acceleration · ASPLOS (4) 2024

Methods — techniques the papers use, named apart from their topics

assertion checking · 0.8FPGA acceleration · 0.8
YearPublicationVenuePosition
2024 Hassert: Hardware Assertion-Based Verification Framework with FPGA Acceleration
abstract
Hardware verification is typically the bottleneck of the chip development cycle, mainly due to the time-consuming simulation and debugging process using software simulators. Assertion-Based Verification (ABV) has been widely adopted to provide better visibility into microarchitecture details and automatically detect unexpected behaviors. While ABV significantly improves verification efficiency, checking assertions using software simulators requires extremely long times for large benchmarks. Prototyping designs on an FPGA is a potential alternative to verify hardware, but it lacks fine-grained debugging capabilities for when errors occur.
Weijie Weng, Lijia Cai, David Boland, Yungang Bao, Kan Shi
ASPLOS (4)4
2024 Online course evaluation model based on graph auto-encoder
abstract
In the post-epidemic era, online learning has gained increasing attention due to the advancements in information and big data technology, leading to large-scale online course data with various student behaviors. Online data mining has become a popular and important way of extracting valuable insights from large amounts of data. However, previous online course analysis methods often focused on individual aspects of the data and neglected the correlation among the large-scale learning behavior data, which can lead to an incomplete understanding of the overall learning behavior and patterns within the online course. To solve the problems, this paper proposes an online course evaluation model based on a graph auto-encoder. In our method, the features of collected online course data are used to construct K-Nearest Neighbor(KNN) graphs to represent the association among the courses. Then the variational graph auto-encoder(VGAE) is introduced to learn the useful implicit features. Finally, we feed the learned implicit features into unsupervised and semi-supervised downstream tasks for online course evaluation, respectively. We conduct experiments on two datasets. In the clustering task, our method showed a more than tenfold increase in the Calinski-Harabasz index compared to unoptimized features, demonstrating significant structural distinction and group coherence. In the classification task, compared to traditional methods, our model exhibited an overall performance improvement of about 10%, indicating its effectiveness in handling complex network data.
Lijia Cai
Intell. Data Anal.4
2022 Multi-view hypergraph neural networks for student academic performance prediction
Mengran Li 0001, Yong Zhang 0029, Lijia Cai
Eng. Appl. Artif. Intell.4