Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

L. James Hwang

dblp:33/1782 · DBLP profile ↗
← Back
2ranked-venue papers
2as first author
0since 2021 · last 1995
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 93% Reconfigurable computing and FPGAs · 7%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › physical design
circuit partitioning
0.011995
Min-cut replication in partitioned networks · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1995
Electronic design automation › physical design
logic replication
0.011995
Min-cut replication in partitioned networks · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1995
Electronic design automation › physical design › circuit partitioning
min-cut partitioning
0.011995
Min-cut replication in partitioned networks · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1995
Electronic design automation
physical design
0.011995
Min-cut replication in partitioned networks · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1995
Reconfigurable computing and FPGAs
FPGA partitioning
0.011995
Min-cut replication in partitioned networks · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1995

Methods — techniques the papers use, named apart from their topics

maximum flow · 0.0graph partitioning heuristics · 0.0
YearPublicationVenuePosition
1995 Min-cut replication in partitioned networks
abstract
Logic replication has been shown empirically to reduce pin count and partition size in partitioned networks. This paper presents the first theoretical treatment of the min-cut replication problem, which is to determine replicated logic that minimizes cut size. A polynomial time algorithm for determining min-cut replication sets for k-partitioned graphs is derived by reducing replication to the problem of finding a maximum flow. The algorithm is extended to hypergraphs and replication heuristics are proposed for the NP-hard problem with size constraints on partition components. These heuristics, which reduce the worst-case running time by a factor of O(k/sup 2/) over previous methods, are applied to designs that have been partitioned into multiple FPGA's. Experimental results demonstrate that min-cut replication provides substantial reductions in the numbers of FPGA's and pins required.>
L. James Hwang, Abbas El Gamal
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.1
1992 Optimal replication for min-cut partitioning
abstract
Heuristics for replicating logic have been shown to reduce pin count and wiring density in partitioned logic networks. An efficient algorithm for determining an optimal min-cut replication set for a k-partitioned graph in O(knm log (n/sup 2//m)) time is presented. For the NP-hard case with limited size partition components, a replication heuristic which reduces the worst-case running time by a factor of O(k/sup 2/) over previous methods is proposed. Experimental results are presented.>
L. James Hwang, Abbas El Gamal
ICCAD1