Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from EDBT 2026 / reviewers in the wild / expert

Kiochi Nakano

dblp:33/4671 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1979
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Software engineering, systems software and programming languages · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 77% Interconnection networks and networks-on-chip · 23%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture › speculation
recovery mechanisms		 0.011979
A New Approach to an Adaptive Computer - An Automatic Recovery Mechanism to Prevent the Occurance of Subtract Errors · ISCA 1979
Interconnection networks and networks-on-chip › error control
error detection and recovery		 0.011979
A New Approach to an Adaptive Computer - An Automatic Recovery Mechanism to Prevent the Occurance of Subtract Errors · ISCA 1979

Methods — techniques the papers use, named apart from their topics

recomputing · 0.0dynamic microprogramming · 0.0backtracking · 0.0
YearPublicationVenuePosition
1979 A New Approach to an Adaptive Computer - An Automatic Recovery Mechanism to Prevent the Occurance of Subtract Errors
abstract
This paper deals with an automatic recovery mechanism designed to prevent the occurrence of subtract errors at the computer architecture level. This mechanism always detects the occurence of subtract errors whenever addition or subtraction is performed. If a subtract error is detected, backtracking to a certain location is carried out, and from there recomputing is performed in order to realize the required precision. An adaptive algorithm required for this mechanism is described in detail. An experimental adaptive computer was implemented on a Burroughs B1700. The evaluation of the experiments proves that the inherent possibilities of dynamic microprogramming play a very important role in realizing this mechanism, and that the proposed mechanism will be useful for the development of future high-level computer systems.
Ken Sakamura, Kiochi Nakano, Yoshio Kato, Hideo Aiso
 ISCA2