Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Karen H. Warren

dblp:33/6411 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 1997
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Parallel and multicore computing · 40% Memory systems · 20% Performance modeling and evaluation · 20%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Performance modeling and evaluation
benchmarking
0.011997
A Study of Performance on SMP and Distributed Memory Architectures Using a Shared Memory Programming Model · SC 1997
Memory systems › shared memory
distributed shared memory
0.011997
A Study of Performance on SMP and Distributed Memory Architectures Using a Shared Memory Programming Model · SC 1997
Parallel and multicore computing
parallel programming models
0.011997
A Study of Performance on SMP and Distributed Memory Architectures Using a Shared Memory Programming Model · SC 1997
High-performance computing › performance engineering
performance portability
0.011997
A Study of Performance on SMP and Distributed Memory Architectures Using a Shared Memory Programming Model · SC 1997
Parallel and multicore computing › parallel programming models
shared-memory parallelization
0.011997
A Study of Performance on SMP and Distributed Memory Architectures Using a Shared Memory Programming Model · SC 1997

Methods — techniques the papers use, named apart from their topics

performance measurement · 0.0benchmarking · 0.0
YearPublicationVenuePosition
1997 A Study of Performance on SMP and Distributed Memory Architectures Using a Shared Memory Programming Model
abstract
In this paper we examine the use of a shared memory programming model to address the problem of portability of application codes between distributed memory and shared memory architectures. We do this with an extension of the Parallel C Preprocessor. The extension, borrowed from Split-C and AC, uses type qualifiers instead of storage class modifiers to declare variables that are shared among processors. The type qualifier declaration supports an abstract shared memory facility on distributed memory machines while making direct use of hardware support on shared memory architectures.Our benchmarking study spans a wide range of shared memory and distributed memory platforms. Benchmarks include Gaussian elimination with backsubstitution, a two-dimensional fast Fourier transform, and a matrix-matrix multiply. We find that the type-qualifier-based shared memory programming model is capable of efficiently spanning both distributed memory and shared memory architectures. Although the resulting shared memory programming model is portable, it does not remove the need to arrange for overlapped or blocked remote memory references on platforms that require these tuning measures in order to obtain good performance.
Eugene D. Brooks III, Karen H. Warren
SC2
1991 Spilt-Join and Message Passing Programming Models on the BBN TC2OOO
Eugene D. Brooks III, Brent C. Gorda, Karen H. Warren, Tammy S. Welcome
ICPP (2)3