Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Wenze Yao

dblp:336/8237 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
1since 2021 · last 2023
0000-0003-0681-0971ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 70% Performance modeling and evaluation · 23% Parallel and multicore computing · 7%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › physical design › lithography
electron beam lithography
0.712023
Efficient Proximity Effect Correction Using Fast Multipole Method With Unequally Spaced Grid for Electron Beam Lithography · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2023
Performance modeling and evaluation › numerical algorithms
fast multipole method
0.712023
Efficient Proximity Effect Correction Using Fast Multipole Method With Unequally Spaced Grid for Electron Beam Lithography · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2023
Electronic design automation › physical design
lithography
0.712023
Efficient Proximity Effect Correction Using Fast Multipole Method With Unequally Spaced Grid for Electron Beam Lithography · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2023
Electronic design automation › physical design
optical proximity correction
0.712023
Efficient Proximity Effect Correction Using Fast Multipole Method With Unequally Spaced Grid for Electron Beam Lithography · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2023
Parallel and multicore computing
parallel computing
0.212023
Efficient Proximity Effect Correction Using Fast Multipole Method With Unequally Spaced Grid for Electron Beam Lithography · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2023

Methods — techniques the papers use, named apart from their topics

fast multipole method · 0.72D-FFT · 0.7
YearPublicationVenuePosition
2023 Efficient Proximity Effect Correction Using Fast Multipole Method With Unequally Spaced Grid for Electron Beam Lithography
abstract
In electron beam lithography (EBL), the proximity effect seriously influences pattern resolution under high-precision conditions. Mainstream proximity effect correction (PEC) methods based on 2-D fast Fourier transform (2D-FFT) calculate a large number of unexposed points; thus, it may suffer from low efficiency especially when the exposure layout is unevenly distributed. This article proposes an efficient unequally spaced grid PEC method for EBL based on the fast multipole method (FMM). FMM in PEC just calculates the interaction between all the exposure points, and thus, it gets rid of the limitation of the equally spaced grid. Compared to the state-of-the-art PEC method based on 2D-FFT, the calculation speed of FMM will exceed the current fastest 2D-FFT convolution when the layout exposure density is below a certain proportion (approximately 80% under the 10-thread CPU parallel computing conditions). For the application of integrated circuit (IC) mask industry, the error of FMM is within the acceptable range of PEC. The PEC method in this article has been applied to a free software via software as a service (SaaS) mode, and a Windows-based EBL simulation and optimization software toolkit “HNU-EBL,” which is freely available athttp://www.ebeam.com.cn.
Wenze Yao, Haojie Zhao, Chengyang Hou, Hongcheng Xu, Xin Zhang 0055
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.1