Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Ayoub Arous

dblp:341/5981 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
2since 2021 · last 2024
0009-0005-2993-6245ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 1 · 1 first-author · 1 since 2021Systems, architecture and hardware · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Emerging computing paradigms · 50% Performance modeling and evaluation · 25% Electronic design automation · 25%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Emerging computing paradigms › approximate computing › approximate circuit design › approximate arithmetic circuits
approximate adder
0.812024
DREAMx: A Data-Driven Error Estimation Methodology for Adders Composed of Cascaded Approximate Units · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2024
Emerging computing paradigms
approximate computing
0.812024
DREAMx: A Data-Driven Error Estimation Methodology for Adders Composed of Cascaded Approximate Units · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2024
Electronic design automation
design space exploration
0.812024
DREAMx: A Data-Driven Error Estimation Methodology for Adders Composed of Cascaded Approximate Units · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2024
Performance modeling and evaluation › numerical algorithms › numerical error analysis
error estimation
0.812024
DREAMx: A Data-Driven Error Estimation Methodology for Adders Composed of Cascaded Approximate Units · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2024

Methods — techniques the papers use, named apart from their topics

probability mass function analysis · 0.8data-driven modeling · 0.8
YearPublicationVenuePosition
2024 DREAMx: A Data-Driven Error Estimation Methodology for Adders Composed of Cascaded Approximate Units
abstract
Due to the significance and broad utilization of adders in computing systems, the design of low-power approximate adders (LPAAs) has received a significant amount of attention from the system design community. However, the selection and deployment of appropriate approximate modules require a thorough design space exploration, which is (in general) an extremely time-consuming process. Toward reducing the exploration time, different error estimation techniques have been proposed in the literature for evaluating the quality metrics of approximate adders. However, most of them are based on certain assumptions that limit the usability of such techniques for real-world settings. In this work, we highlight the impact of those assumptions on the quality of error estimates provided by the state-of-the-art techniques and how they limit the use of such techniques for real-world settings. Moreover, we highlight the significance of considering input data characteristics to improve the quality of error estimation. Based on our analysis, we propose a systematic data-driven error estimation methodology, DREAMx, for adders composed of cascaded approximate units, which covers a predominant set of LPAAs. DREAMx in principle factors in the dependence between input bits based on the given input distribution to compute the probability mass function (PMF) of error value at the output of an approximate adder. It achieves improved results compared to the state-of-the-art techniques while offering a substantial decrease in the overall execution(/exploration) time compared to exhaustive simulations. Our results further show that there exists a delicate tradeoff between the achievable quality of error estimates and the overall execution time.
Muhammad Abdullah Hanif, Ayoub Arous, Muhammad Shafique 0001
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2
2023 Exploring Machine Learning Privacy/Utility Trade-Off from a Hyperparameters Lens
abstract
Machine Learning (ML) architectures have been applied to several applications that involve sensitive data, where a guarantee of users' data privacy is required. Differentially Private Stochastic Gradient Descent (DPSGD) is the state-of-the-art method to train privacy-preserving models. However, DPSGD comes at a considerable accuracy loss leading to sub-optimal privacy/utility trade-offs. Towards investigating new ground for better privacy-utility trade-off, this work questions; (i) if models' hyperparameters have any inherent impact on ML models' privacy-preserving properties, and (ii) if models' hyperparameters have any impact on the privacy/utility trade-off of differentially private models. We propose a comprehensive design space exploration of different hyperparameters such as the choice of activation functions, the learning rate and the use of batch normalization. Interestingly, we found that utility can be improved by using Bounded RELU as activation functions with the same privacy-preserving characteristics. With a drop-in replacement of the activation function, we achieve new state-of-the-art accuracy on MNIST (96.02%), FashionMnist (84.76%), and CIFAR-10 (44.42%) without any modification of the learning procedure fundamentals of DPSGD.
Ayoub Arous, Amira Guesmi, Muhammad Abdullah Hanif, Ihsen Alouani, Muhammad Shafique 0001
IJCNN1