Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Yichen Ouyang

dblp:345/0749 · DBLP profile ↗
← Back
3ranked-venue papers
2as first author
3since 2021 · last 2025
—ORCID · conflict

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 1 · 1 first-author · 1 since 2021Systems, architecture and hardware · 1 · 1 since 2021Databases, data management, data science and information retrieval · 1 · 1 first-author · 1 since 2021Graphics, computer vision, multimedia, augmented reality and games · 1 · 1 first-author · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Artificial intelligence
1 paper
Reinforcement learning · 67% Language models and text generation · 33%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Machine learning › Reinforcement learning
policy optimization
0.912025
Token-level Proximal Policy Optimization for Query Generation · EMNLP 2025
Machine learning › Reinforcement learning › policy optimization
proximal policy optimization
0.912025
Token-level Proximal Policy Optimization for Query Generation · EMNLP 2025
Natural language and speech › Language models and text generation › retrieval-augmented generation
query generation
0.912025
Token-level Proximal Policy Optimization for Query Generation · EMNLP 2025

Methods — techniques the papers use, named apart from their topics

token-level optimization · 0.9proximal policy optimization · 0.9
YearPublicationVenuePosition
2025 Token-level Proximal Policy Optimization for Query Generation
abstract
Yichen Ouyang, Lu Wang, Fangkai Yang, Pu Zhao, Chenghua Huang, Jianfeng Liu, Bochen Pang, Yaming Yang, Yuefeng Zhan, Hao Sun, Qingwei Lin, Saravan Rajmohan, Weiwei Deng, Dongmei Zhang, Feng Sun. Proceedings of the 2025 Conference on Empirical Methods in Natural Language Processing. 2025.
Yichen Ouyang, Lu Wang 0029, Fangkai Yang, Pu Zhao 0004, Chenghua Huang, Bochen Pang, Yaming Yang 0001, Yuefeng Zhan, Hao Sun 0015, Qingwei Lin, Saravan Rajmohan, Dongmei Zhang 0001, Feng Sun 0008
EMNLP1
2024 An Efficient Multi-prior Hybrid Approach for Consistent 3D Generation from Single Images
Yichen Ouyang, Jiayi Ye, Wenhao Chai, Dapeng Tao, Yibing Zhan, Gaoang Wang
MMAsia1
2023 A Spatio-Temporal Video Denoising Co-Processor With Adaptive Codec
abstract
With the increasing demand for high-resolution video and real-time processing, the limited efficiency of video-denoising algorithms has become a critical factor. This paper proposes a spatio-temporal video denoising co-processor to suppress an image sequence’s spatial and temporal noise. Temporal denoising is achieved by merging the current and previous frames at the pixel level in which the current frame is processed by a spatial filter. After exploiting noise estimation and motion detection, the Wiener filter calculates the merge ratio. Rather than buffering the entire previous frame, the JPEG-like codec can dynamically adjust the compression ratio through a predefined quantization table to satisfy the designed on-chip storage. The experimental results demonstrate that the spatio-temporal denoising co-processor can effectively eliminate the fluctuation of the grayscale value of the noise in videos. Simultaneously, the adaptive codec can reduce the storage space consumption for the frame buffer by at least 80% of the original size. To the best of our knowledge, this is the first fully integrated spatio-temporal denoising co-processor without any external memory. Additionally, the grayscale, RGB, and RAW versions of the co-processor are also implemented on the Stratix V FPGA platform and synthesized in 28nm CMOS technology.
Yichen Ouyang, Ruoheng Yao, Zhuoyu Chen, Lei Chen 0001, Fengwei An
IEEE Trans. Circuits Syst. I Regul. Pap.3