Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Xuhong Qiang

dblp:352/3815 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
2since 2021 · last 2026
—ORCID · unresolved

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Storage systems · 100%
Databases, data mining, and information retrieval
1 paper
Machine learning and data management · 100%

Topics — the 2 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Storage systems › flash and SSD
flash memory
0.912025
Hybrid Neural Network Model for Raw Bit Error Rate Prediction of 3-D TLC NAND Flash Memory · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2025
Storage systems › flash and SSD
flash memory reliability
0.912025
Hybrid Neural Network Model for Raw Bit Error Rate Prediction of 3-D TLC NAND Flash Memory · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2025

Methods — techniques the papers use, named apart from their topics

hybrid neural network · 1.7gated recurrent unit · 1.7multilayer perceptron · 0.9multi-layer perceptron · 0.9
YearPublicationVenuePosition
2026 UMDAM: A Unified Data Layout and DRAM Address Mapping for Heterogeneous NPU-PIM
Xuhong Qiang
ISCAS2
2025 Hybrid Neural Network Model for Raw Bit Error Rate Prediction of 3-D TLC NAND Flash Memory
abstract
3D TLC NAND flash memory achieves high storage density due to multi-bit technology and vertical stacked structure, while suffering from severe reliability issues, particularly a high raw bit error rate (RBER). Accurate prediction of RBER in 3D TLC NAND flash memory enables proactive data management, thereby enhancing performance, improving reliability, and extending the lifetime of the memory. This paper focuses on accurately estimating the RBER of flash memory to provide more detailed information for the precise control and optimization strategies. In this paper, we propose a Hybrid Neural Network model (HNN) for RBER prediction, which combines the advantages of multi-layer perceptron (MLP) and recurrent neural network (RNN). The model utilizes a multi-layer perceptron (MLP) for static feature extraction and the gated recurrent unit (GRU) for time series analysis. By combining these approaches, the HNN can effectively capture the complex relationships and temporal patterns that affect the RBER. Experimental results, based on actual chip data, demonstrate that the HNN can predict the RBER with an r-squared value greater than 0.96, significantly outperforming traditional machine learning algorithms and neural networks.
Jing He 0020, Qianqi Zhao, Xuhong Qiang, Qi Wang 0041, Qianhui Li, Zongliang Huo
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.3