Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

C. S. Murthy

dblp:36/1438 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 2018
—ORCID · unresolved

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-authorApplied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 87% Memory systems · 13%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › circuit modeling
circuit performance modeling
0.011997
Process variation effects on circuit performance: TCAD simulation of 256-Mbit technology [DRAMs] · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1997
Electronic design automation › technology computer-aided design
process simulation
0.011997
Process variation effects on circuit performance: TCAD simulation of 256-Mbit technology [DRAMs] · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1997
Memory systems
DRAM
0.011997
Process variation effects on circuit performance: TCAD simulation of 256-Mbit technology [DRAMs] · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1997

Methods — techniques the papers use, named apart from their topics

device calibration · 0.0TCAD simulation · 0.0
YearPublicationVenuePosition
2018 The Indian-French Trishna Mission: Earth Observation in the Thermal Infrared with High Spatio-Temporal Resolution
abstract
The monitoring of the water cycle at the Earth surface which tightly interacts with the climate change processes as well as a number of practical applications (agriculture, soil and water quality assessment, irrigation and water resource management, etc…) requires surface temperature measurements at local scale. Such is the goal of the Indian-French high spatio-temporal TRISHNA mission (Thermal infraRed Imaging Satellite for High-resolution Natural resource Assessment). The scientific objectives of the mission and research work conducted to consolidate the mission specifications are presented. Progress in modelling of surface fluxes is then discussed. The main specifications of the mission such as the revisit, the spatial resolution, the overpass time, the spectral bands and the orbit are analyzed and justified. The resulting baseline of the mission is given.
Jean-Pierre Lagouarde, Bimal K. Bhattacharya, Philippe Crébassol, Philippe Gamet, S. S. Babu, Gilles Boulet, Xavier Briottet, Krishna Mohan Buddhiraju, Selma Cherchali, Isabelle Dadou, Gérard Dedieu, M. Gouhier, Olivier Hagolle, Mark Irvine, Frédéric Jacob, Anil Kumar 0013, K. K. Kumar, Benoit Laignel, Kanishka Mallick, C. S. Murthy, Albert Olioso, Catherine Ottlé, M. R. Pandya, P. V. Raju, Jean-Louis Roujean, Muddu Sekhar, M. V. Shukla, José Antonio Sobrino, R. Ramakrishnan
IGARSS20
1997 Process variation effects on circuit performance: TCAD simulation of 256-Mbit technology [DRAMs]
abstract
This paper describes the first study of the complete sequence from process simulation to circuit performance and the corresponding sensitivities for 0.25-/spl mu/m technology. This is made possible by a combination of physically based process models and a systematic calibration involving SIMS, one-dimensional (1-D), and two-dimensional (2-D) device characteristics. Simulated nFET and pFET characteristics match hardware (HW) within 5-10% for both long-channel and nominal length devices. Simulated ring-oscillator performance is in good agreement with HW data. Sensitivities of device characteristics and the inverter gate delay to process variations (within 10%) are quantified. These investigations establish the correlation between process variations and circuit performance.
C. S. Murthy, M. Gall
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.1