Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Lihao Dong

dblp:365/7113 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
1since 2021 · last 2024
0009-0008-2357-7159ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 39% Energy-efficient computing · 30% Embedded and real-time systems · 30%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture
branch prediction
0.812024
Branch Predictor Design for Energy Harvesting Powered Nonvolatile Processors · IEEE Trans. Computers 2024
Embedded and real-time systems › energy harvesting systems
nonvolatile processor
0.812024
Branch Predictor Design for Energy Harvesting Powered Nonvolatile Processors · IEEE Trans. Computers 2024
Energy-efficient computing
power management
0.812024
Branch Predictor Design for Energy Harvesting Powered Nonvolatile Processors · IEEE Trans. Computers 2024

Methods — techniques the papers use, named apart from their topics

saturation-driven backup · 0.8maturity-driven backup · 0.8locality-driven backup · 0.8adaptive backup · 0.8
YearPublicationVenuePosition
2024 Branch Predictor Design for Energy Harvesting Powered Nonvolatile Processors
abstract
Non-volatile processors are proposed for ambient energy harvesting systems to enable accumulative computing across power failures. They employ nonvolatile memory for processor status backup before power outage and resume the system after power recovers. A straightforward backup policy is to back up all volatile data in processors, but it induces high backup cost. In this paper, we focus on branch predictor, an important component in processor, and propose efficient backup schemes to reduce backup cost while maintaining its prediction ability. We first analyze the modules in both traditional and artificial intelligence (AI) assisted designs of branch predictor, and accordingly propose three backup mechanisms pertaining to saturation-driven, locality-driven and maturity-driven backup. On the basis of these mechanisms, adaptive backup branch predictors are designed. Evaluation shows that, with traditional Tournament architecture, the proposed design achieves 15.9% and 54.1% energy reduction when compared with no-backup and all-backup strategy. For AI assisted branch predictor, the proposed design achieves 27.5% and 82.2% energy saving.
Mengying Zhao, Lihao Dong, Chun Jason Xue, Dongxiao Yu, Xiaojun Cai, Zhiping Jia
IEEE Trans. Computers3