Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Haochen Gong

dblp:366/7250 · DBLP profile ↗
← Back
4ranked-venue papers
2as first author
4since 2021 · last 2025
0009-0008-2508-5684ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Security and privacy · 2 · 1 first-author · 2 since 2021Computer networks · 1 · 1 since 2021Software engineering, systems software and programming languages · 1 · 1 first-author · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Network and information security
3 papers
Hardware security and side channels · 43% Privacy and data protection · 32% Systems and software security · 25%
Computer architecture, parallel and distributed computing, and storage systems
2 papers
Memory systems · 43% Processor architecture and microarchitecture · 43% Embedded and real-time systems · 15%

Topics — the 8 heaviest of 8, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Systems and software security
operating system security
0.912025
Harness: Transparent and Lightweight Protection of Vehicle Control on Untrusted Android Automotive Operating System · USENIX Security Symposium 2025
Privacy and data protection › privacy policy
privacy notice
0.912025
Towards Context-aware Mobile Privacy Notice: Implementation of A Deployable Contextual Privacy Policies Generator · ASE 2025
Hardware security and side channels › side-channel attack
cache side-channel attacks
0.812024
RECAST: Mitigating Conflict-Based Cache Attacks Through Fine-Grained Dynamic Mapping · IEEE Trans. Inf. Forensics Secur. 2024
Hardware security and side channels › side-channel attack › cache side-channel attacks
conflict-based cache attacks
0.812024
RECAST: Mitigating Conflict-Based Cache Attacks Through Fine-Grained Dynamic Mapping · IEEE Trans. Inf. Forensics Secur. 2024
Memory systems
cache
0.812024
RECAST: Mitigating Conflict-Based Cache Attacks Through Fine-Grained Dynamic Mapping · IEEE Trans. Inf. Forensics Secur. 2024
Processor architecture and microarchitecture › hardware-assisted security
cache side channel defense
0.812024
RECAST: Mitigating Conflict-Based Cache Attacks Through Fine-Grained Dynamic Mapping · IEEE Trans. Inf. Forensics Secur. 2024
Privacy and data protection
mobile privacy
0.312025
Towards Context-aware Mobile Privacy Notice: Implementation of A Deployable Contextual Privacy Policies Generator · ASE 2025
Embedded and real-time systems
automotive systems
0.312025
Harness: Transparent and Lightweight Protection of Vehicle Control on Untrusted Android Automotive Operating System · USENIX Security Symposium 2025

Methods — techniques the papers use, named apart from their topics

tweakable index randomization · 1.5address-sensitive secret generation · 1.5
YearPublicationVenuePosition
2025 Towards Context-aware Mobile Privacy Notice: Implementation of A Deployable Contextual Privacy Policies Generator
Haochen Gong, Zhen Tao 0001, Shidong Pan, Zhenchang Xing, Xiaoyu Sun 0002
ASE1
2025 Harness: Transparent and Lightweight Protection of Vehicle Control on Untrusted Android Automotive Operating System
Haochen Gong, Siyu Hong, Shenyi Yang, Wenbo Shen, Chenyang Yu, Yajin Zhou
USENIX Security Symposium1
2024 Bio-inspired multi-hop clustering algorithm for FANET
Siwei Yang, Tingli Li, Tao Hu 0017, Wenjie Deng, Haochen Gong
Ad Hoc Networks6
2024 RECAST: Mitigating Conflict-Based Cache Attacks Through Fine-Grained Dynamic Mapping
abstract
Conflict-based cache attacks can leak critical information from target programs. Accordingly, randomization-based cache designs have emerged as an efficient and LLC-favorable way to mitigate such attacks. However, later investigations have revealed several problems with these designs. Specifically, we identify limited randomness and coarse-grained protection as key issues of previous designs. To solve these issues, we proposeRecast, a secure cache design with address-sensitive secret generation and tweakable index randomization. Our insight is that cache modules at different levels can work collaboratively to enhance their security. Address-sensitive secret generation in private caches generates a secret value for each address upon cache misses. The shared cache in Recast uses tweakable index randomization, where the cryptographic function uses the secret value from private caches as the input to calculate the cache set index. Therefore, Recast achieves fine-grained dynamic mapping. We implement Recast in the gem5 simulator. We use a micro-benchmark and a benchmark suite to showcase the security of Recast. Our performance evaluations on SPEC 2017 and PARSEC benchmarks show that Recast incurs 2.29% and 2.03% performance overhead. Moreover, Recast with the LRU replacement policy has only 0.51% and 1.04% performance overhead on the two benchmarks. Therefore, Recast provides higher security guarantees with minimal performance overhead.
Xingjian Zhang 0005, Haochen Gong, Yajin Zhou
IEEE Trans. Inf. Forensics Secur.2