Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Hang Hu 0022

dblp:380/0939-22 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
1since 2021 · last 2025
—ORCID · unresolved

Domains — the database's venue-derived domains; a paper can count in several

Databases, data management, data science and information retrieval · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Databases, data mining, and information retrieval
1 paper
Information retrieval · 100%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Hardware accelerators and domain-specific architectures · 50% Reconfigurable computing and FPGAs · 50%

Topics — the 3 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Information retrieval › similarity search › nearest neighbor search
graph-based vector search
0.912025
Fast Graph Vector Search via Hardware Acceleration and Delayed-Synchronization Traversal · Proc. VLDB Endow. 2025
Information retrieval › similarity search
nearest neighbor search
0.912025
Fast Graph Vector Search via Hardware Acceleration and Delayed-Synchronization Traversal · Proc. VLDB Endow. 2025
Hardware accelerators and domain-specific architectures › domain-specific accelerator
vector search accelerator
0.912025
Fast Graph Vector Search via Hardware Acceleration and Delayed-Synchronization Traversal · Proc. VLDB Endow. 2025

Methods — techniques the papers use, named apart from their topics

delayed-synchronization traversal · 1.7bloom filter · 1.7
YearPublicationVenuePosition
2025 Fast Graph Vector Search via Hardware Acceleration and Delayed-Synchronization Traversal
abstract
Vector search systems are indispensable in large language model (LLM) serving, search engines, and recommender systems, where minimizing online search latency is essential. Among various algorithms, graph-based vector search (GVS) is particularly popular due to its high search performance and quality. However, reducing GVS latency by intra-query parallelization remains challenging due to limitations imposed by both existing hardware architectures (CPUs and GPUs) and the inherent difficulty of parallelizing graph traversals. To efficiently serve low-latency GVS, we co-design hardware and algorithm by proposing Falcon and Delayed-Synchronization Traversal (DST). Falcon is a hardware GVS accelerator that implements efficient GVS operators, pipelines these operators, and reduces memory accesses by tracking search states with an on-chip Bloom filter. DST is an efficient graph traversal algorithm that simultaneously improves search performance and quality by relaxing traversal orders to maximize accelerator utilization. Evaluation across various graphs and datasets shows that Falcon, prototyped on FPGAs, together with DST, achieves up to 4.3X and 19.5X lower latency and up to 8.0X and 26.9X improvements in energy efficiency over CPU- and GPU-based GVS systems.
Wenqi Jiang 0001, Hang Hu 0022, Torsten Hoefler, Gustavo Alonso
Proc. VLDB Endow.2