Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Hanchen Gu

dblp:389/6995 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
1since 2021 · last 2024
0009-0006-4349-1606ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › hardware verification and test › design for testability
built-in self-test
0.812024
Late Breaking Results: Efficient Built-in Self-Test for Microfluidic Large-Scale Integration (mLSI) · DAC 2024
Electronic design automation
hardware verification and test
0.812024
Late Breaking Results: Efficient Built-in Self-Test for Microfluidic Large-Scale Integration (mLSI) · DAC 2024
Electronic design automation › hardware verification and test
test data volume reduction
0.812024
Late Breaking Results: Efficient Built-in Self-Test for Microfluidic Large-Scale Integration (mLSI) · DAC 2024

Methods — techniques the papers use, named apart from their topics

graph coloring · 0.8built-in self-test · 0.8
YearPublicationVenuePosition
2024 Late Breaking Results: Efficient Built-in Self-Test for Microfluidic Large-Scale Integration (mLSI)
abstract
Control channels on microfluidic large-scale integration (mLSI) chips are prone to blockage and leakage defects. In this work, we propose a built-in self-test (BIST) method that drastically improves the test efficiency. Given n to-be-tested control channels, we reduced the number of test patterns for blockage and leakage tests from [EQUATION] to 1, and from ⌈log2(n + 1)⌉ to ⌈log2(χ(G) + 1)⌉, respectively, where χ(G) denotes the vertex chromatic number of a graph G consisting of n vertices. We fabricated our design and demonstrated the feasibility and efficiency of our method.
Mengchu Li, Hanchen Gu, Yushen Zhang, Siyuan Liang 0002, Hudson Gasvoda, Rana Altay, Ismail Emre Araci, Tsun-Ming Tseng, Tsung-Yi Ho, Ulf Schlichtmann
DAC2