Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

H.-P. Ko

dblp:39/57 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1990
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Security and privacy · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Network and information security
1 paper
Hardware security and side channels · 77% Systems and software security · 23%
Software engineering, system software, and programming languages
1 paper
Program verification · 100%

Topics — the 1 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Systems and software security
secure system design
0.011990
Verifying a Hardware Security Architecture · S&P 1990
YearPublicationVenuePosition
1990 Verifying a Hardware Security Architecture
abstract
The verification work reported had three goals: (1) to develop a method for specifying components, which may be either software processes or hardware components, in terms of their possible event histories (also called traces); (2) to develop a method of verifying systems built from such components; and (3) to use these techniques to prove security properties about a realistic and substantial design. The approach to specification and verification is described. Although they do not yet have robust enough automated support to aid in the application described, the authors have devoted considerable attention to rigorously defining the logic suited to the method and exploring the type of software support needed. The main part of this study describes the use of the approach to specify and verify the security of the hardware architecture level of a hypothetical secure computing system. As far as the authors know, verification methods already in use are not suited to this sort of problem.>
Joshua D. Guttman, H.-P. Ko
S&P2