Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.

Dookyung Kang

dblp:395/6023 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
1since 2021 · last 2025
0009-0003-5643-5687ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 since 2021Software engineering, systems software and programming languages · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 87% Hardware accelerators and domain-specific architectures · 13%
Software engineering, system software, and programming languages
1 paper
Compilers and program optimization · 100%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Compilers and program optimization
autotuning
0.912025
ATiM: Autotuning Tensor Programs for Processing-in-DRAM · ISCA 2025
Compilers and program optimization › domain-specific compilation
tensor algebra compilation
0.912025
ATiM: Autotuning Tensor Programs for Processing-in-DRAM · ISCA 2025
Memory systems
processing-in-memory
0.912025
ATiM: Autotuning Tensor Programs for Processing-in-DRAM · ISCA 2025
Memory systems › processing-in-memory
processing-using-DRAM
0.912025
ATiM: Autotuning Tensor Programs for Processing-in-DRAM · ISCA 2025
Hardware accelerators and domain-specific architectures
machine learning accelerator
0.312025
ATiM: Autotuning Tensor Programs for Processing-in-DRAM · ISCA 2025

Methods — techniques the papers use, named apart from their topics

search-based optimization · 1.7auto-tuning · 1.7
YearPublicationVenuePosition
2025 ATiM: Autotuning Tensor Programs for Processing-in-DRAM
abstract
Processing-in-DRAM (DRAM-PIM) has emerged as a promising technology for accelerating memory-intensive operations in modern applications, such as Large Language Models (LLMs).Despite its potential, current software stacks for DRAM-PIM face significant challenges, including reliance on hand-tuned libraries that hinder programmability, limited support for high-level abstractions, and the lack of systematic optimization frameworks.To address these limitations, we present ATiM, a search-based optimizing tensor compiler for UPMEM.Key features of ATiM include: (1) automated searches of the joint search space for host and kernel tensor programs, (2) PIM-aware optimizations for efficiently handling boundary conditions, and ( 3) improved search algorithms for the expanded search space of UPMEM systems.Our experimental results on UPMEM hardware demonstrate performance gains of up to 6.18× for various UPMEM benchmark kernels and 8.21× for GPT-J layers.To the best of our knowledge, ATiM is the first tensor compiler to provide fully automated, autotuning-integrated code generation support for a DRAM-PIM system.By bridging the gap between high-level tensor computation abstractions and low-level hardware-specific requirements, ATiM establishes a foundation for advancing DRAM-PIM programmability and enabling streamlined optimization.
Yongwon Shin, Dookyung Kang, Hyojin Sung
ISCA2