Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Frank Wolz

dblp:40/1476 · DBLP profile ↗
← Back
3ranked-venue papers
3as first author
0since 2021 · last 2003
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 3 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 50% Parallel and multicore computing · 50%

Topics — the 1 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › high-level synthesis › scheduling
dataflow graph scheduling
0.012003
Disproving the Perfect-Rate Property of Data-Flow Graphs Unfolded by the Least Common Multiple of the Number of Loop Registers · IEEE Trans. Computers 2003

Methods — techniques the papers use, named apart from their topics

counterexample · 0.0
YearPublicationVenuePosition
2003 Disproving the Perfect-Rate Property of Data-Flow Graphs Unfolded by the Least Common Multiple of the Number of Loop Registers
abstract
In their 1991 paper "Static Rate-Optimal Scheduling of Iterative Data-Flow Programs via Optimum Unfolding", Parhi and Messerschmidt stated a perfect-rate property on unfolded data-flow graphs (DFGs). This is disproven by a simple counter example.
Frank Wolz, Reiner Kolla
IEEE Trans. Computers1
2002 A Retargetable Macro Generation Method for the Evaluation of Repetitive Configurable Architectures
Frank Wolz, Reiner Kolla
FPL1
2001 Bubble Partitioning for LUT-Based Sequential Circuits
Frank Wolz, Reiner Kolla
FPL1