Hiroshi Kawanishi

Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.

? Tutorial for this page

Demo Data from EDBT 2026 / reviewers in the wild / expert

dblp:40/2295 · DBLP profile ↗

← Back

2ranked-venue papers

0as first author

0since 2021 · last 1985

—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems

2 papers

Electronic design automation · 92% Integrated circuit design · 8%

Topics — the 5 heaviest of 5, each with the papers that count most for it

Topic	Papers	Last	Evidence papers
Electronic design automation physical design	2	1985	Automatic layout algorithms for function blocks of CMOS gate arrays · DAC 1985 A heuristic procedure for ordering MOS arrays · DAC 1975
Electronic design automation › physical design › placement and routing gate array layout	1	1985	Automatic layout algorithms for function blocks of CMOS gate arrays · DAC 1985
Electronic design automation › physical design placement and routing	1	1985	Automatic layout algorithms for function blocks of CMOS gate arrays · DAC 1985
Integrated circuit design › ASIC design CMOS gate array	1	1985	Automatic layout algorithms for function blocks of CMOS gate arrays · DAC 1985
Electronic design automation › physical design › routing channel routing	1	1975	A heuristic procedure for ordering MOS arrays · DAC 1975

Methods — techniques the papers use, named apart from their topics

automatic layout algorithm · 0.0heuristic · 0.0

Year	Publication	Venue	Position
1985	Automatic layout algorithms for function blocks of CMOS gate arrays abstract Automatic layout algorithms, placement and routing, for function blocks of CMOS gate arrays are presented. Shigeo Noda, Hitoshi Yoshizawa, Etsuko Fukuda, Haruo Kato, Hiroshi Kawanishi, Takashi Fujii	DAC	5
1975	A heuristic procedure for ordering MOS arrays Hitoshi Yoshizawa, Hiroshi Kawanishi, K. Kani	DAC	2