Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Willy Hioe

dblp:42/4456 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 1994
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Applied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Integrated circuit design · 59% Emerging computing paradigms · 26% Electronic design automation · 15%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
superconducting logic
0.021994
QFP wiring problem-introduction and analytical considerations · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1994
Flux transfer devices · Proc. IEEE 1989
Emerging computing paradigms › beyond-CMOS computing
superconducting computing
0.011989
Flux transfer devices · Proc. IEEE 1989
Electronic design automation
physical design
0.011994
QFP wiring problem-introduction and analytical considerations · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1994

Methods — techniques the papers use, named apart from their topics

wiring and buffering algorithm · 0.0analytical modeling · 0.0fluxon device · 0.0RF SQUID · 0.0
YearPublicationVenuePosition
1994 QFP wiring problem-introduction and analytical considerations
abstract
A novel Josephson device with many desirable properties/spl minus/fast switching speed, high operation frequency, and low power dissipation/spl minus/has been researched these several years: the Quantum Flux Parametron (QFP). This paper discusses the interconnection problem of QFP circuits, where wire inductance matching and high clock rate restrict the lengths of interconnection wires. A layout model of QFP interconnection wires is clarified, and the effects of wire inductance matching on interconnection area and wire length are analyzed. The limitation comes from the bound of the number of squares of wires, therefore similar effects will exist where wire resistance is bounded. This paper discusses a simple wiring and buffering algorithm for QFP circuits, in which wire inductance is adjusted and the maximum wire length is controlled, to prove that any logic is realizable as a QFP circuit.>
Reiji Suda, Ryotaro Kamikawai, Yasuo Wada, Willy Hioe, Mutsumi Hosoya, Eiichi Goto
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.4
1989 Flux transfer devices
abstract
Flux transfer device theory is reviewed. In such devices, generalized magnetic flux, defined as the time integral of voltage, is used to describe the device characteristics. The Josephson junction and inductor are the main circuit elements in flux transfer devices, because they maintain a constant value for the time integral of voltage. Flux transfer devices are based on either an RF SQUID (superconducting quantum interference device) or a fluxon device. Four devices, including the parametric quantron and the quantum flux parametron, are reviewed as applications of the RF SQUID. The fluxon feedback oscillator and a soliton device are also reviewed as applications of fluxon devices. The quantum flux parametron is then described. The parametron principle and the fundamental properties of the quantum flux parametron such as gain, switching speed, and power dissipation are discussed. Logic circuits and a memory cell are also reviewed. A novel analog-to-digital converter is proposed as an application of the quantum flux parametron.>
Yutaka Harada, Willy Hioe, Eiivhi Goto
Proc. IEEE2