Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Tich T. Dao

dblp:44/6527 · DBLP profile ↗
← Back
4ranked-venue papers
4as first author
0since 2021 · last 1982
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 3 first-authorGraphics, computer vision, multimedia, augmented reality and games · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
3 papers
Hardware reliability and fault tolerance · 48% Integrated circuit design · 45% Memory systems · 7%
Theoretical computer science
1 paper
Coding theory · 100%
Computer graphics and multimedia
1 paper
Image and video processing · 100%

Topics — the 6 heaviest of 8, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware reliability and fault tolerance
error control coding
0.011981
SEC-DED Nonbinary Code for Fault-Torelant Byte-Organized Memory Implemented with Quaternary Logic · IEEE Trans. Computers 1981
Hardware reliability and fault tolerance › error correction › error-correcting codes
SECDED
0.011981
SEC-DED Nonbinary Code for Fault-Torelant Byte-Organized Memory Implemented with Quaternary Logic · IEEE Trans. Computers 1981
Integrated circuit design › digital circuit design
arithmetic circuit design
0.011980
Complex Number Arithmetic with Odd-Valued Logic · IEEE Trans. Computers 1980
Integrated circuit design › digital circuit design
multivalued logic circuit
0.021980
Multivalued Integrated Injection Logic · IEEE Trans. Computers 1977
Complex Number Arithmetic with Odd-Valued Logic · IEEE Trans. Computers 1980
Memory systems › memory architecture
byte-organized memory
0.011981
SEC-DED Nonbinary Code for Fault-Torelant Byte-Organized Memory Implemented with Quaternary Logic · IEEE Trans. Computers 1981
Image and video processing › image transform › fourier transform
discrete fourier transform
0.011980
Complex Number Arithmetic with Odd-Valued Logic · IEEE Trans. Computers 1980

Methods — techniques the papers use, named apart from their topics

quaternary logic · 0.0odd-radix arithmetic · 0.0dynamic programming · 0.0current-mode threshold logic · 0.0GF(2^2m) extension field · 0.0threshold gate · 0.0integrated injection logic · 0.0current mirror · 0.0
YearPublicationVenuePosition
1982 Knuth's complex number arithmetic revisited
abstract
Complex number arithmetic occurs frequently in Digital Signal Processing. A Butterfly usually constitutes at least of one complex product and one complex sum. The standard binary implementation of a product requires at best three real multiplations and five real additions. Besides, the two components of a complex number must be tracked down at every stage. In the past, many authors have proposed different digital representations, in order to cirmcumvent these problems. The choice of any particular one must be based on three factors: completeness, complexity of implementation, and ease of conversion from and to binary. In this paper, the Knuth's representation or "Qua-ter-Imaginary" is revisited and its practical merits evaluated. We then propose the design of some arithmetics and describe in details their hardware implementation. The additional conversion arithmetic is also described. The existence of this overhead is highly justifiable in some systems.
Tich T. Dao
ICASSP1
1981 SEC-DED Nonbinary Code for Fault-Torelant Byte-Organized Memory Implemented with Quaternary Logic
abstract
Byte-organized memory requires an error control scheme which can handle errors involving one or several entire bytes. A special parallel nonbinary single error correction and double error detection SEC-DED block code is constructed by dynamic programming. This code is optimum in the sense that it lends itself to a simple and high-speed hardware implementation either in binary or in quaternary logic. A double extension field GF(22m) of the subfield GF(2m) is then introduced. As a design example, a(80,64) SED-DED code in GF(24) is constructed.
Tich T. Dao
IEEE Trans. Computers1
1980 Complex Number Arithmetic with Odd-Valued Logic
abstract
Digital signal processing such as discrete Fourier transform requires complex number arithmetic. Number-theoretical properties favor odd-radix systems for simple implementation of complex number operations. An array ternary complex multiplier is presented and compared to other complex multipliers. As an illustration, a perfectly balanced ternary system is implemented by means of current-mode threshold logic gates.
Tich T. Dao, Marc Davio, Colette Gossart
IEEE Trans. Computers1
1977 Multivalued Integrated Injection Logic
abstract
A family of circuits for multivalued, in particular quaternary, integrated injection logic is described. The basic elements are the I2L current mirror and I2L threshold gates.
Tich T. Dao, Edward J. McCluskey, Lewis K. Russel
IEEE Trans. Computers1