Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Yingxin Pang

dblp:47/253 · DBLP profile ↗
← Back
3ranked-venue papers
3as first author
0since 2021 · last 2001
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 3 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 93% Integrated circuit design · 7%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › physical design › placement › module placement
block placement
0.012000
Block placement with symmetry constraints based on the O-tree non-slicing representation · DAC 2000
Electronic design automation › physical design
floorplanning
0.012000
Block placement with symmetry constraints based on the O-tree non-slicing representation · DAC 2000
Electronic design automation
physical design
0.012000
Block placement with symmetry constraints based on the O-tree non-slicing representation · DAC 2000
Electronic design automation › physical design › placement
placement constraints
0.012000
Block placement with symmetry constraints based on the O-tree non-slicing representation · DAC 2000
Integrated circuit design
analog layout
0.012000
Block placement with symmetry constraints based on the O-tree non-slicing representation · DAC 2000

Methods — techniques the papers use, named apart from their topics

o-tree representation · 0.0
YearPublicationVenuePosition
2001 Rectilinear block packing using O-tree representation
abstract
In this paper we extend the O-tree approach to handle rectilinear blocks. First we explore the properties of L-shaped blocks, then decompose rectilinear blocks into a set of sub-L-shaped-blocks. The properties of L-shaped blocks can be applied to general recti?linear blocks. In order to explore the optimal search thoroughly, we generate four direction O-trees. A heuristic optimization algorithm based on the four direction O-trees produces very good experiment results.
Yingxin Pang, Chung-Kuan Cheng, Koen Lampaert, Weize Xie
ISPD1
2000 Block placement with symmetry constraints based on the O-tree non-slicing representation
abstract
The ordered tree (O-tree) representation has recently gained much interest in layout design automation. Different from previous topological representations of non-slicing floorplans, the O-tree representation is simpler, needs linear computation effort to generate a corresponding layout, and exhibits a smaller upper-bound of possible configurations. This paper addresses the problem of handling symmetry constraints in the context of the O-tree representation. This problem arises in analog placements, where symmetry is often used to match layout-induced parasitics and to balance thermal couplings in differential circuits. The good performance of our placement tool dealing with several analog designs taken from industry proves the effectiveness of our technique.
Yingxin Pang, Florin Balasa, Koen Lampaert, Chung-Kuan Cheng
DAC1
2000 An enhanced perturbing algorithm for floorplan design using the O-tree representation
abstract
Recently, a deterministic algorithm based on the O-tree repre-sentation has been proposed. This method generates excellent layout results on MCNC test cases with O(n3) complexity, where n is the number of blocks. In this paper, we reduce the complexity of the deterministic algorithm to O(n2). Experimental results indicate our algorithm maintains the high quality of the deterministic algorithm at a fraction of the CPU time. 1.
Yingxin Pang, Chung-Kuan Cheng, Takeshi Yoshimura
ISPD1