Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data.

Tatsuo Nogi

dblp:47/6854 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
0since 2021 · last 1995
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Parallel and multicore computing · 50% Electronic design automation · 44% High-performance computing · 6%

Topics — the 6 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › technology computer-aided design
device simulation
0.011995
Massively parallel computation using a splitting-up operator method for three-dimensional device simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1995
Parallel and multicore computing › parallel computation models
massively parallel computation
0.011995
Massively parallel computation using a splitting-up operator method for three-dimensional device simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1995
Parallel and multicore computing
parallel computing
0.011995
Massively parallel computation using a splitting-up operator method for three-dimensional device simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1995
Electronic design automation › technology computer-aided design › device simulation
three-dimensional MOSFET simulation
0.011995
Massively parallel computation using a splitting-up operator method for three-dimensional device simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1995
High-performance computing › iterative methods
conjugate gradient
0.011995
Massively parallel computation using a splitting-up operator method for three-dimensional device simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1995
Parallel and multicore computing › parallel algorithms › parallel matrix algorithms
parallel iterative solvers
0.011995
Massively parallel computation using a splitting-up operator method for three-dimensional device simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1995

Methods — techniques the papers use, named apart from their topics

splitting-up operator method · 0.0incomplete factorization · 0.0conjugate gradient · 0.0BiCGStab · 0.0
YearPublicationVenuePosition
1995 Massively parallel computation using a splitting-up operator method for three-dimensional device simulation
abstract
This paper presents a new parallel algorithm and performance results of iterative solution methods for three-dimensional MOSFET simulation with Gummel's method. A splitting-up operator method is proposed for incomplete factorization of sparse matrices arising from semiconductor device equations, suitable for parallel computations. This method is combined with the conjugate gradients and BiCGSTAB procedure to obtain a new parallel version of the iterative solution methods. Natural parallelism is realized by developing the solution method according to the natural ordering. In large-scale simulations of greater than 100000 grid nodes, the high parallel efficiency level over 90% can be achieved using a new-type massively parallel computer: ADENART with up to 256 processors. The real performance of the solution methods is superior to those calculated by the vectorized version of the ICCG and ILUBiCGSTAB methods using a vector-type supercomputer.>
Shinji Odanaka, Tatsuo Nogi
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2
1991 Parallel computer ADENART - its architecture and application
Hiroshi Kadota, Katsuyuki Kaneko, Ichiro Okabayashi, Tadashi Okamoto, T. Mimura, Yasuhiro Nakakura, Akiyoshi Wakatani, Masaitsu Nakajima, Junji Nishikawa, K. Zaiki, Tatsuo Nogi
ICS11
1989 VLSI Parallel Computer with Data Transfer Network: ADENA
Hiroshi Kadota, Katsuyuki Kaneko, Yuji Tanikawa, Tatsuo Nogi
ICPP (1)4