Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Omer Qadir

dblp:48/8336 · DBLP profile ↗
← Back
3ranked-venue papers
3as first author
0since 2021 · last 2011
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 3 · 3 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Emerging computing paradigms · 100%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Emerging computing paradigms › neuromorphic computing
associative memory
0.112011
From Bidirectional Associative Memory to a noise-tolerant, robust Protein Processor Associative Memory · Artif. Intell. 2011
Emerging computing paradigms
neuromorphic computing
0.112011
From Bidirectional Associative Memory to a noise-tolerant, robust Protein Processor Associative Memory · Artif. Intell. 2011

Methods — techniques the papers use, named apart from their topics

bidirectional associative memory · 0.1
YearPublicationVenuePosition
2011 Hardware architecture for a bidirectional hetero-associative Protein Processing Associative Memory
abstract
This paper details an extension to an architecture for robust bidirectional hetero-associative recall. Our proposed Protein Processor Associative Memory (PPAM) is fundamentally different from the traditional processing methods which use arithmetic operations and consequently Arithmetic and Logic Units (ALUs). In this paper, we improve on our initial work addressing concerns surrounding hardware implementation. We present the improved computational architecture, coupled with a corresponding hardware architecture for implementation. Results of applying the hardware implementation on a small dataset are included, along with reports from synthesis tools about hardware utilisation.
Omer Qadir, Yang Liu 0029, Jonathan Timmis, Gianluca Tempesti, Andrew M. Tyrrell
IEEE Congress on Evolutionary Computation1
2011 From Bidirectional Associative Memory to a noise-tolerant, robust Protein Processor Associative Memory
Omer Qadir, Yang Liu 0029, Gianluca Tempesti, Jonathan Timmis, Andrew M. Tyrrell
Artif. Intell.1
2010 Principles of protein processing for a self-organising associative memory
abstract
The evolution of Artificial Intelligence has passed through many phases over the years, going from rigorous mathematical grounding to more intuitive bio-inspired approaches. Despite the abundance of AI algorithms and machine learning techniques, the state of the art still fails to capture the rich analytical properties of biological beings or their robustness. Most parallel hardware architectures tend to combine Von Neumann style processors to make a multi-processor environment and computation is based on Arithmetic and Logic Units (ALU). This paper introduces an alternate architecture that is inspired from the biological world, and is fundamentally different from traditional processing which uses arithmetic operations. The architecture proposed here is targeted towards robust artificial intelligence applications.
Omer Qadir, Yang Liu 0029, Jonathan Timmis, Gianluca Tempesti, Andrew M. Tyrrell
IEEE Congress on Evolutionary Computation1