Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Bipasa Chattopadhyay

dblp:49/9578 · DBLP profile ↗
← Back
6ranked-venue papers
2as first author
0since 2021 · last 2014
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 1 first-authorApplied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
GPUs and heterogeneous computing · 81% High-performance computing · 19%
Interdisciplinary, comprehensive, and emerging computing
2 papers
Bioinformatics and computational biology · 100%
Software engineering, system software, and programming languages
1 paper
Compilers and program optimization · 100%

Topics — the 5 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Compilers and program optimization
code generation
0.212013
GPU code generation for ODE-based applications with phased shared-data access patterns · ACM Trans. Archit. Code Optim. 2013
GPUs and heterogeneous computing › GPU programming
GPU code generation
0.212013
GPU code generation for ODE-based applications with phased shared-data access patterns · ACM Trans. Archit. Code Optim. 2013
Bioinformatics and computational biology
systems biology
0.012013
GPU code generation for ODE-based applications with phased shared-data access patterns · ACM Trans. Archit. Code Optim. 2013
GPUs and heterogeneous computing
GPU computing
0.012013
GPU code generation for ODE-based applications with phased shared-data access patterns · ACM Trans. Archit. Code Optim. 2013
High-performance computing › performance optimization
shared memory optimization
0.012013
GPU code generation for ODE-based applications with phased shared-data access patterns · ACM Trans. Archit. Code Optim. 2013

Methods — techniques the papers use, named apart from their topics

dynamic bayesian network approximation · 0.5monte carlo simulation · 0.1dynamic bayesian network · 0.1GPU computing · 0.1
YearPublicationVenuePosition
2014 Mixed-criticality scheduling on multiprocessors
Sanjoy Baruah, Bipasa Chattopadhyay, Haohan Li, Insik Shin
Real Time Syst.2
2013 Response-time analysis of mixed criticality systems with pessimistic frequency specification
abstract
In modern embedded platforms, safety-critical functionalities that must be certified correct to very high levels of assurance may co-exist with less critical software that are not subject to certification requirements. One seeks to satisfy two, sometimes contradictory, goals upon such mixed-criticality platforms: (i) certify the safety-critical functionalities under very conservative assumptions, and (ii) achieve high resource utilization during run-time, when actual behavior does not live up to the pessimistic assumptions under which certification was made. This paper describes efforts at designing fixed-priority scheduling algorithms that balance these two requirements, when scheduling recurrent tasks that are triggered by external events of unknown exact frequency.
Sanjoy Baruah, Bipasa Chattopadhyay
RTCSA2
2013 GPU code generation for ODE-based applications with phased shared-data access patterns
abstract
We present a novel code generation scheme for GPUs. Its key feature is the platform-aware generation of a heterogeneous pool of threads. This exposes more data-sharing opportunities among the concurrent threads and reduces the memory requirements that would otherwise exceed the capacity of the on-chip memory. Instead of the conventional strategy of focusing on exposing as much parallelism as possible, our scheme leverages on the phased nature of memory access patterns found in many applications that exhibit massive parallelism. We demonstrate the effectiveness of our code generation strategy on a computational systems biology application. This application consists of computing a Dynamic Bayesian Network (DBN) approximation of the dynamics of signalling pathways described as a system of Ordinary Differential Equations (ODEs). The approximation algorithm involves (i) sampling many (of the order of a few million) times from the set of initial states, (ii) generating trajectories through numerical integration, and (iii) storing the statistical properties of this set of trajectories in Conditional Probability Tables (CPTs) of a DBN via a prespecified discretization of the time and value domains. The trajectories can be computed in parallel. However, the intermediate data needed for computing them, as well as the entries for the CPTs, are too large to be stored locally. Our experiments show that the proposed code generation scheme scales well, achieving significant performance improvements on three realistic signalling pathways models. These results suggest how our scheme could be extended to deal with other applications involving systems of ODEs.
Andrei Hagiescu, Bing Liu 0013, R. Ramanathan 0002, Sucheendra K. Palaniappan, Bipasa Chattopadhyay, P. S. Thiagarajan, Weng-Fai Wong
ACM Trans. Archit. Code Optim.6
2012 Partitioned Scheduling of Implicit-deadline Sporadic Task Systems under Multiple Resource Constraints
abstract
On many multiprocessor platforms each individual processor may have limited amounts of several different kinds of resources such as computing capacity, local memory, and network bandwidth. In order to partition tasks effectively upon such platforms the partitioning algorithm should be cognizant of all the resource constraints. We present and evaluate an algorithm for partitioning a collection of implicit-deadline sporadic tasks upon a multiprocessor platform in a manner that is cognizant of multiple such resource constraints.
Bipasa Chattopadhyay, Sanjoy Baruah
RTCSA1
2012 Approximate probabilistic analysis of biopathway dynamics
abstract
MOTIVATION: Biopathways are often modeled as systems of ordinary differential equations (ODEs). Such systems will usually have many unknown parameters and hence will be difficult to calibrate. Since the data available for calibration will have limited precision, an approximate representation of the ODEs dynamics should suffice. One must, however, be able to efficiently construct such approximations for large models and perform model calibration and subsequent analysis. RESULTS: We present a graphical processing unit (GPU) based scheme by which a system of ODEs is approximated as a dynamic Bayesian network (DBN). We then construct a model checking procedure for DBNs based on a simple probabilistic linear time temporal logic. The GPU implementation considerably extends the reach of our previous PC-cluster-based implementation (Liu et al., 2011b). Further, the key components of our algorithm can serve as the GPU kernel for other Monte Carlo simulations-based analysis of biopathway dynamics. Similarly, our model checking framework is a generic one and can be applied in other systems biology settings. We have tested our methods on three ODE models of bio-pathways: the epidermal growth factor-nerve growth factor pathway, the segmentation clock network and the MLC-phosphorylation pathway models. The GPU implementation shows significant gains in performance and scalability whereas the model checking framework turns out to be convenient and efficient for specifying and verifying interesting pathways properties. AVAILABILITY: The source code is freely available at http://www.comp.nus.edu.sg/~rpsysbio/pada-gpu/
Bing Liu 0013, Andrei Hagiescu, Sucheendra K. Palaniappan, Bipasa Chattopadhyay, Weng-Fai Wong, P. S. Thiagarajan
Bioinform.4
2011 A Lookup-Table Driven Approach to Partitioned Scheduling
abstract
The partitioned preemptive EDF scheduling of implicit-deadline sporadic task systems on an identical multiprocessor platform is considered. Lookup tables, at any selected degree of accuracy, are pre-computed for the multiprocessor platform. By using these lookup tables, task partitioning can be performed in time polynomial in the representation of the task system being partitioned. Although the partitioning will not in general be optimal, the degree of deviation from optimality is bounded according to the degree of accuracy selected during the pre-computation of the lookup tables.
Bipasa Chattopadhyay, Sanjoy Baruah
IEEE Real-Time and Embedded Technology and Applications Symposium1