Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data.

David Gregory

dblp:50/1144 · DBLP profile ↗
← Back
5ranked-venue papers
1as first author
1since 2021 · last 2021
—ORCID · conflict

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 1 first-authorArtificial intelligence and machine learning · 1 · 1 since 2021Software engineering, systems software and programming languages · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
3 papers
Electronic design automation · 100%

Topics — the 6 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation
logic synthesis
0.021991
An ECL Logic Synthesis System · DAC 1991
SOCRATES: a system for automatically synthesizing and optimizing combinational logic · DAC 1986
Electronic design automation
hardware verification and test
0.011987
Testability-Driven Random Test-Pattern Generation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1987
Electronic design automation › hardware verification and test › test generation
random test generation
0.011987
Testability-Driven Random Test-Pattern Generation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1987
Electronic design automation › hardware verification and test
test generation
0.011987
Testability-Driven Random Test-Pattern Generation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1987
Electronic design automation › logic synthesis › combinational logic synthesis
combinational logic optimization
0.011986
SOCRATES: a system for automatically synthesizing and optimizing combinational logic · DAC 1986
Electronic design automation › hardware verification and test
fault simulation
0.011987
Testability-Driven Random Test-Pattern Generation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1987

Methods — techniques the papers use, named apart from their topics

testability cost function · 0.0fault simulation · 0.0
YearPublicationVenuePosition
2021 Integrated Modular Safety System Design for Intelligent Autonomous Vehicles
abstract
This paper presents an approach to specifying a modularised safety system which comprehensively addresses the safety requirements for highly autonomous (SAE Level 3+) road vehicles featuring advanced sensing and automated navigation. As these requirements are often overlooked in similar autonomous driving system proposals, we present a method of hazard and risk analysis which investigates hardware failures, environmental perception limitations, human interaction and functional requirements for artificial intelligence. We then define a system design which implements the required safeguards and examines the application on two electric autonomous vehicle testbeds: a race car and a shuttle bus. The close-coupling of a safety-oriented architecture and multi-regime Hazard and Risk Assessment process was tested to measure the system's ability to detect and react to pedestrian stimuli, resulting in accurate detections and reactions, thereby confirming its ability to design safety systems for autonomous research vehicles in a scalable and easily assured fashion.
Thomas Drage, Kai Li Lim, Joey En Hai Koh, David Gregory, Craig Brogle, Thomas Bräunl
IV4
1993 Infinite failure models for a finite world: A simulation study of the fault discovery process
abstract
Many software reliability growth models have been published in journals and conference proceedings over the last 20-25 years. Each one has been justified based on theoretical or empirical evidence. Although there are many ways of classifying these models, a particularly interesting classification involves distinguishing models based upon the asymptotic expected number of total failures. These models are termed infinite and finite failure models since each one expects infinite and finite failures respectively as time approaches infinity. As might be expected, theoretic and especially empirical justification for the appropriateness of infinite failure models came after justifications for finite failure models. Infinite failure models were associated with weak fault repair systems or possibly with highly nonuniform usage, although this term is non-specific. We demonstrate through simulations of black-box testing (and/or field usage) that infinite failure models are appropriate in situations where there is perfect and near-perfect repair and where usage is uniform for the vast majority of the system.
Wendell D. Jones, David Gregory
ISSRE2
1991 An ECL Logic Synthesis System
abstract
Article Free Access Share on An ECL logic synthesis system Authors: Van Morgan Synopsys, Inc., Mountain View, CA Synopsys, Inc., Mountain View, CAView Profile , David Gregory Synopsys, Inc., Mountain View, CA Synopsys, Inc., Mountain View, CAView Profile Authors Info & Claims DAC '91: Proceedings of the 28th ACM/IEEE Design Automation ConferenceJune 1991 Pages 106–111https://doi.org/10.1145/127601.127637Online:01 June 1991Publication History 4citation263DownloadsMetricsTotal Citations4Total Downloads263Last 12 Months4Last 6 weeks2 Get Citation AlertsNew Citation Alert added!This alert has been successfully added and will be sent to:You will be notified whenever a record that you have chosen has been cited.To manage your alert preferences, click on the button below.Manage my AlertsNew Citation Alert!Please log in to your account Save to BinderSave to BinderCreate a New BinderNameCancelCreateExport CitationPublisher SiteeReaderPDF
Van Morgan, David Gregory
DAC2
1987 Testability-Driven Random Test-Pattern Generation
abstract
This paper presents ESPRIT, an automatic test pattern generation (ATPG) system for testing single stuck-at faults in combinational logic. ESPRIT generates test patterns by performing fault simulation on random patterns derived from nonuniformly distributed input signal probabilities. The system computes input signal probabilities that minimize a testability cost function. Using ESPRIT, we have observed orders-of-magnitude reduction in the number of random trials required to obtain a given fault coverage.
Robert Lisanke, Franc Brglez, Aart J. de Geus, David Gregory
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.4
1986 SOCRATES: a system for automatically synthesizing and optimizing combinational logic
abstract
Article Free Access Share on SOCRATES: a system for automatically synthesizing and optimizing combinational logic Authors: David Gregory GE Calma Company Research Triangle Park, North Carolina GE Calma Company Research Triangle Park, North CarolinaView Profile , Karen Bartlett Department of Electrical Engineering University of Colorado at Boulder Department of Electrical Engineering University of Colorado at BoulderView Profile , Aart de Geus GE Calma Company Research Triangle Park, North Carolina GE Calma Company Research Triangle Park, North CarolinaView Profile , Gary Hachtel Department of Electrical Engineering University of Colorado at Boulder Department of Electrical Engineering University of Colorado at BoulderView Profile Authors Info & Claims DAC '86: Proceedings of the 23rd ACM/IEEE Design Automation ConferenceJuly 1986 Pages 79–85Online:02 July 1986Publication History 32citation279DownloadsMetricsTotal Citations32Total Downloads279Last 12 Months2Last 6 weeks0 Get Citation AlertsNew Citation Alert added!This alert has been successfully added and will be sent to:You will be notified whenever a record that you have chosen has been cited.To manage your alert preferences, click on the button below.Manage my Alerts New Citation Alert!Please log in to your account Save to BinderSave to BinderCreate a New BinderNameCancelCreateExport CitationPublisher SiteeReaderPDF
David Gregory, Karen A. Bartlett, Aart J. de Geus, Gary D. Hachtel
DAC1