Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data.

Fadel Noor

dblp:52/6911 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 2007
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 67% Hardware reliability and fault tolerance · 33%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation
hardware verification and test
0.112007
March DSS: A New Diagnostic March Test for All Memory Simple Static Faults · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2007
Hardware reliability and fault tolerance › memory reliability
memory fault modeling
0.112007
March DSS: A New Diagnostic March Test for All Memory Simple Static Faults · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2007
Electronic design automation › hardware verification and test
memory testing
0.112007
March DSS: A New Diagnostic March Test for All Memory Simple Static Faults · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2007

Methods — techniques the papers use, named apart from their topics

march test generation · 0.1fault detection condition analysis · 0.1
YearPublicationVenuePosition
2007 March DSS: A New Diagnostic March Test for All Memory Simple Static Faults
abstract
Diagnostic march tests are powerful tests that are capable of detecting and identifying faults in memories. Although march SS was published for detecting simple static faults, no test has been published for identifying all faults possibly present in memory cells. In this paper, we target all published simple static faults. We identify faults that cannot be distinguished due to their analog behavior. We present a new methodology for generating irredundant diagnostic march tests for any desired subset of the simple static faults using the necessary and sufficient conditions for fault detection. Using that methodology, along with a verification tool, and trial and error, we were able to build a new diagnostic test for all distinguishable faults named march DSS. March DSS is the first test that is capable of identifying all distinguishable memory static faults. Compared to the latest most comprehensive published diagnostic march test, march DSS provides significant improvement in terms of fault coverage, time complexity, and power consumption. By targeting the same faults, we were able to provide a new test equivalent to the latest published test with 46% improvement in time complexity.
Sultan M. Al-Harbi, Fadel Noor, Fadi M. Al-Turjman
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2