Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jehuda Kella

dblp:53/3633 · DBLP profile ↗
← Back
4ranked-venue papers
4as first author
0since 2021 · last 1971
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 4 · 4 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Theoretical computer science
2 papers
Automata and formal languages · 100%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%

Topics — the 6 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Automata and formal languages › finite automata
sequential machines
0.021971
Sequential Machine Identification · IEEE Trans. Computers 1971
State Minimization of Incompletely Specified Sequential Machines · IEEE Trans. Computers 1970
Automata and formal languages › grammatical inference
machine identification
0.011971
Sequential Machine Identification · IEEE Trans. Computers 1971
Automata and formal languages › grammatical inference
state merging
0.011971
Sequential Machine Identification · IEEE Trans. Computers 1971
Electronic design automation › logic synthesis › finite state machine synthesis
incompletely specified sequential machine
0.011970
State Minimization of Incompletely Specified Sequential Machines · IEEE Trans. Computers 1970
Electronic design automation
logic synthesis
0.011970
State Minimization of Incompletely Specified Sequential Machines · IEEE Trans. Computers 1970
Automata and formal languages › automata algorithms
state minimization
0.011970
State Minimization of Incompletely Specified Sequential Machines · IEEE Trans. Computers 1970

Methods — techniques the papers use, named apart from their topics

state table inference · 0.0compatible class enumeration · 0.0
YearPublicationVenuePosition
1971 Sequential Machine Identification
abstract
A special aspect of sequential machine identification is treated in this paper. Given an input signal sequence to an unknown sequential machine and the resulting output signal sequence of the machine, it is necessary to find a state table or any other description of the machine and all other machines which response to the given input sequence with the given output sequence. The main objective of the research was to develop a fast and efficient state merging method which profits from the special characteristics of the problem at hand.
Jehuda Kella
IEEE Trans. Computers1
1970 State Minimization of Incompletely Specified Sequential Machines
abstract
This paper describes a new method for the state minimization of incompletely specified sequential machines. Previously described methods start with generating all maximal compatibles of states of the original incompletely specified machine and then try to find a closed cover which consists of a minimal number of MCs or portions of MCs. This process involves a long enumeration process and, as the number of states grows, turns out to be impractical for hand calculation.
Jehuda Kella
IEEE Trans. Computers1
1968 On the Reversibility of Computations in a Digital Differential Analyzer
abstract
The numerical integration performed in a digital differential analyzer (DDA) is always associated with a truncation error [1,2]. This correspondence deals with truncation errors generated when the direction of the independent variable (the sign of the △X) is reversed, which will be subsequently referred to as reversibility errors.
Jehuda Kella, Alexander Shani
IEEE Trans. Computers1
1967 A Note on the Accuracy of Digital Differential Analyzers
Jehuda Kella, Alexander Shani
IEEE Trans. Electron. Comput.1