Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jae-Yeol Kim

dblp:54/3742 · DBLP profile ↗
← Back
3ranked-venue papers
2as first author
2since 2021 · last 2024
0009-0007-7363-9621ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Security and privacy · 1 · 1 first-author · 1 since 2021Applied, interdisciplinary, general and emerging computing · 1 · 1 first-author · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 61% Processor architecture and microarchitecture · 30% Integrated circuit design · 9%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › hardware/software co-design
application-specific instruction set processor design
0.011998
MetaCore: An Application Specific DSP Development System · DAC 1998
Electronic design automation
high-level synthesis
0.011998
MetaCore: An Application Specific DSP Development System · DAC 1998
Processor architecture and microarchitecture › instruction set architecture
instruction set design
0.011998
MetaCore: An Application Specific DSP Development System · DAC 1998
Integrated circuit design › digital signal processing circuits
digital signal processor design
0.011998
MetaCore: An Application Specific DSP Development System · DAC 1998

Methods — techniques the papers use, named apart from their topics

design methodology · 0.0
YearPublicationVenuePosition
2024 Self-Training of Cyber-Threat Classification Model With Threat-Payload Centric Augmentation
abstract
Deep learning (DL)-based threat classification has been investigated for effective analysis of threat events to minimize the human's resources in security operation centers (SOC). However, human-labeling (HL) by SOC security analysts is still necessary for accurate classification and responses to the unknown threat events or new threat trends. This labeling process consumes significant time and effort, posing limitations in constructing an efficient SOC response system, especially for immediate responses to newly generated large-scale threats. To address this, we propose a new self-training method of threat classification model, PLC-TPA. We present a self-training pipeline based on pseudo-labeling with confidence (PLC) for automatic labeling of newly captured threats. To resolve the class imbalance during self-training, we present a novel threat-payload centric augmentation (TPA) method considering threat-payload characteristics. Through extensive experiments, we show that PLC-TPA achieves a high accuracy of threat classification about 0.973 to 0.988 of F1-score, which improves other self-training methods by 10.9% to 13.4%. Notably, PLC-TPA performs comparable even to HL with significantly faster response times. These findings suggest substantial improvements in DL-based SOC environments with the proposed PLC-TPA. PLC-TPA also outperforms the existing methods by 8.3% to 17.4% in comparative experiments.
Jae-Yeol Kim, Hyukyoon Kwon
IEEE Trans. Ind. Informatics1
2022 Threat classification model for security information event management focusing on model efficiency
Jae-Yeol Kim, Hyukyoon Kwon
Comput. Secur.1
1998 MetaCore: An Application Specific DSP Development System
abstract
This paper describes the MetaCore system which is an ASIP (Application-Specific Instruction set Processor) development system targeted for DSP applications. The goal of MetaCore system is to offer an efficient design methodology meeting specifications given as a combination of performance, cost and design turnaround time.
Jin-Hyuk Yang, Byoung-Woon Kim, Sang-Jun Nam, Jang-Ho Cho, Chang-Ho Ryu, Young-Su Kwon, Dae-Hyun Lee, Jong-Yeol Lee, Jong-Sun Kim, Hyun-Dhong Yoon, Jae-Yeol Kim, Kun-Moo Lee, Chan-Soo Hwang, In-Hyung Kim, Jun Sung Kim, Kwang-Il Park, Yong Hoon Lee, Seung Ho Hwang, In-Cheol Park, Chong-Min Kyung
DAC12