Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Brian Dipert

dblp:54/5891 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 2000
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 62% Reconfigurable computing and FPGAs · 19% Embedded and real-time systems · 19%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
system-on-chip
0.012000
Future systems-on-chip: software of hardware design? (panel session) · DAC 2000
Reconfigurable computing and FPGAs
FPGA SoC
0.012000
Future systems-on-chip: software of hardware design? (panel session) · DAC 2000
Embedded and real-time systems › embedded hardware platform
system-on-chip platform
0.012000
Future systems-on-chip: software of hardware design? (panel session) · DAC 2000
YearPublicationVenuePosition
2000 Future systems-on-chip: software of hardware design? (panel session)
abstract
Advances in device technology have led to an era where entire systems can be implemented on a single component, commonly referred to as system-on-chip. With shrinking product life cycles placing severe time to market demands on manufacturers, coupled with their need to quickly change a product's feature set to address evolving customer requirements, programmability will emerge as a corner-stone for all chips implemented in the future. The Internet, communications, consumer electronics, and computing markets are first to take advantage of system-on-chip technology. What are the benefits of programmability to these and other markets and are there potential pitfalls? What architectures and programmability (or reconfigurability) are going to be the likely winners and at what cost? Are these architectures likely to converge or diverge? The panelists will debate the merits of their existing approaches and how they are likely to be shaped in the future.
Brian Dipert, Danesh Tavana, Barry K. Britton, Bill Harris, Bob Boderson, Chris Rowen
DAC1