Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jacques Losq

dblp:55/3647 · DBLP profile ↗
← Back
2ranked-venue papers
2as first author
0since 2021 · last 1978
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Electronic design automation · 57% Hardware reliability and fault tolerance · 43%

Topics — the 6 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › hardware verification and test
fault detection
0.011978
Efficiency of Random Compact Testing · IEEE Trans. Computers 1978
Electronic design automation
hardware verification and test
0.011978
Efficiency of Random Compact Testing · IEEE Trans. Computers 1978
Hardware reliability and fault tolerance
redundancy
0.011976
A Highly Efficient Redundancy Scheme: Self-Purging Redundancy · IEEE Trans. Computers 1976
Hardware reliability and fault tolerance
reliability analysis
0.011976
A Highly Efficient Redundancy Scheme: Self-Purging Redundancy · IEEE Trans. Computers 1976
Electronic design automation › hardware verification and test
sequential circuit testing
0.011978
Efficiency of Random Compact Testing · IEEE Trans. Computers 1978
Hardware reliability and fault tolerance › redundancy
hybrid redundancy
0.011976
A Highly Efficient Redundancy Scheme: Self-Purging Redundancy · IEEE Trans. Computers 1976

Methods — techniques the papers use, named apart from their topics

statistical fault modeling · 0.0simulation · 0.0reliability analysis · 0.0markov modeling · 0.0
YearPublicationVenuePosition
1978 Efficiency of Random Compact Testing
abstract
Random compact testing uses random inputs to test digital circuits. Fault detection can be achieved by comparing some statistic of the circuit under test, e.g., the frequency of logic ones at an output, with the value of that statistic previously determined for the fault-free circuit. In this paper, we show that random compact testing can efficiently detect failures in both combinational and sequential circuits. Although this testing method cannot guarantee detection of all faults, it provides a simple way to detect the vast majority of failures in most circuits. The effects of failures inside combinational circuits are modeled in relation to the statistical property measured by the test and a general evaluation of the testing efficiency is obtained. The probability of detection is shown to increase with the test length and to be dependent upon test parameters such as the statistics of the input sequence. For sequential circuits, the uncertainty of the initial state necessitates an initialization step, which is a long sequence of random inputs. The length of such an initialization sequence is circuit dependent, but for most circuits, proper initialization can be achieved in a few seconds. Most failures inside the memory elements are easily detected, even with short tests. Random compact testing can also detect most of the failures inside the excitation logic and the output circuitry. There, as for combinational circuits, its efficiency is largely dependent upon the test length. Some of the requirements and tradeoffs to achieve efficient detection are presented.
Jacques Losq
IEEE Trans. Computers1
1976 A Highly Efficient Redundancy Scheme: Self-Purging Redundancy
abstract
The goals of this paper are to present an efficient redundancy scheme for highly reliable systems, to give a method to compute the exact reliability of such systems and to compare this scheme with other redundancy schemes. This redundancy scheme is self-purging redundancy, a scheme that uses a threshold voter and that purges the failed modules. Switches for self-purging systems are extremely simple: there is no replacement of the failed modules and module purging is quite simply implemented. Because of switch simplicity, exact reliability calculations re possible. The effects of switch reliability are quantitatively examined. For short mission times, switch reliability is the most important factor: self-purging systems have a probability of failure several times larger than the figure obtained when switches are assumed to be perfect. The influence of the relative frequency of the diverse types of failures (permanent, intermittent, stuck-at, multiple,...) is also investigated. Reliability functions, mission time improvements, and switch efficiency are computed and displayed. Self-purging systems are compared with other redundant systems, like hybrid or NMR, for their relative merits in reliability gain, simplicity, cost, and confidence in the reliability estimation. The high confidence in the reliability evaluation of self-purging systems makes them a standard for the validation of several models that have been proposed to take into account switch reliability. The accuracy of the models using coverage factors can be evaluated in this way.
Jacques Losq
IEEE Trans. Computers1