Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Walter Lee McKnight

dblp:55/6088 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 1984
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Databases, data management, data science and information retrieval · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Electronic design automation · 56% Integrated circuit design · 44%
Databases, data mining, and information retrieval
1 paper
Database system architecture and tuning · 100%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
VLSI design
0.011984
Integrated Environment for Information Management in VLSI Design · ICDE 1984
Database system architecture and tuning
database design
0.011984
Integrated Environment for Information Management in VLSI Design · ICDE 1984
Electronic design automation › design methodology
VLSI design methodology
0.011984
Uniform support for information handling and problem solving required by the VLSI design process · DAC 1984

Methods — techniques the papers use, named apart from their topics

uniform information handling · 0.0
YearPublicationVenuePosition
1984 Uniform support for information handling and problem solving required by the VLSI design process
Walter Lee McKnight, Jayashree Ramanathan
DAC2
1984 Integrated Environment for Information Management in VLSI Design
abstract
Rapid advances in semiconductor fabrication technology have resulted in an explosion of the number of components realizable on a Very Large Scale Integrated (VLSI) circuit. The design process which exploits this technology is extremely complex and must be supported by a project environment. To this end we examine the design process. The goal of VLSI design is to ‘compile’ a high level specification through a series of intermediate representations to the final ‘buildable’ circuit while taking full advantage of the available technology. During the design process a tremendous volume of information is generated. This paper presents an environment which is designed to facilitate the organization and handling of information generated during a VLSI design project.
Walter Lee McKnight, Jayashree Ramanathan
ICDE2