Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jean-Luc Lambert

dblp:56/4616 · DBLP profile ↗
← Back
6ranked-venue papers
3as first author
0since 2021 · last 2004
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Software engineering, systems software and programming languages · 3Theory of computation · 3 · 3 first-authorSystems, architecture and hardware · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Software engineering, system software, and programming languages
1 paper
Program verification · 100%
Theoretical computer science
1 paper
Mathematical optimization · 100%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Program verification › model checking
explicit-state model checking
0.011999
A Comparative Study between Linear Programming Validation (LPV) and other Verification Methods · ASE 1999
Program verification
model checking
0.011999
A Comparative Study between Linear Programming Validation (LPV) and other Verification Methods · ASE 1999
Mathematical optimization
linear programming
0.011999
A Comparative Study between Linear Programming Validation (LPV) and other Verification Methods · ASE 1999

Methods — techniques the papers use, named apart from their topics

theorem proving · 0.0partial order reduction · 0.0linear programming · 0.0BDD · 0.0
YearPublicationVenuePosition
2004 An Integrated Design and Verification Methodology for Reconfigurable Multimedia Systems
abstract
Recently a lot of multimedia applications have been emerging on portable appliances. They require both the flexibility of upgradeable devices (traditionally software based) and a powerful computing engine (typically hardware). In this context, programmable HW and dynamic reconfiguration allow novel approaches to the migration of algorithms from SW to HW. Thus, in the frame of the Symbad project, we propose an industrial design flow for reconfigurable SoC. The goal of Symbad consists of developing a system level design platform for hardware and software SoC systems including formal and semi formal verification techniques.
Michele Borgatti, Andrea Capello, Umberto Rossi, Jean-Luc Lambert, Imed Moussa, Franco Fummi, Graziano Pravadelli
DATE4
2002 Formal Verification Techniques: Industrial Status and Perspectives
abstract
Research in applied formal verification has become a hot topic in circuit and system design due to rising circuit complexity. Design verification presents the biggest bottleneck in digital hardware design. Major hardware bugs found in ASIC design may cause expensive project delays when they are discovered during system test on the real silicon chip. The consequences are severe, from cost overruns to lost market opportunity. Simulation and emulation tools, which are traditionally used to find bugs in a design, often cannot find the corner cases or hard-to-find bugs that may occur only after hundreds of thousands of cycles, and are well beyond the reach of conventional simulation and emulation technologies. Formal methods have emerged as an alternative approach to ensure the quality and correctness of hardware designs, overcoming some of the limitations of traditional validation techniques such as simulation and testing.
Joel Blasquez, Marten van Hulst, Andrea Fedeli, Jean-Luc Lambert, Dominique Borrione, Coby Hanoch, Pierre Bricaud
DATE4
1999 A Comparative Study between Linear Programming Validation (LPV) and other Verification Methods
abstract
Compares our linear programming technology for software verification (LPV) with other verification systems: explicit exploration using partial order reduction (Spin) and implicit exploration using BDDs (Xeve/Esterel). The case study is a safety property of an easily-scalable problem (a bus arbiter). The results show that exploration-based methods (Spin and Xeve/Esterel) have an overall exponential complexity, restricting their use on small instances. The LPV technique, which does not rely on exploration, is the only one fast enough (quadratic complexity) to handle systems that are 50 times larger than the other techniques presented in this paper can do. Moreover, in opposition to exploration-based methods, LPV produces real proven facts that mean this technique shares some common points with theorem proving. We believe that the scale-change robustness of LPV shows that linear programming can be applied successfully to the verification of industrial systems.
Samuel Devulder, Jean-Luc Lambert
ASE2
1992 A Structure to Decide Reachability in Petri Nets
Jean-Luc Lambert
Theor. Comput. Sci.1
1992 Sorting the Sums (xi+yj) in O(n2) Comparisons
Jean-Luc Lambert
Theor. Comput. Sci.1
1990 Sorting the Sums (xi+yj) in O(n²) Comparisons
Jean-Luc Lambert
STACS1