Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Kelvin K. Yue

dblp:57/6877 · DBLP profile ↗
← Back
4ranked-venue papers
4as first author
0since 2021 · last 2001
0009-0000-2932-2132ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 3 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Parallel and multicore computing · 60% Electronic design automation · 20% Embedded and real-time systems · 20%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Parallel and multicore computing › processor allocation
dynamic processor allocation
0.011997
An Effective Processor Allocation Strategy for Multiprogrammed Shared-Memory Multiprocessors · IEEE Trans. Parallel Distributed Syst. 1997
Embedded and real-time systems › real-time scheduling › multiprocessor scheduling
gang scheduling
0.011997
An Effective Processor Allocation Strategy for Multiprogrammed Shared-Memory Multiprocessors · IEEE Trans. Parallel Distributed Syst. 1997
Parallel and multicore computing
parallel programming models
0.011997
An Effective Processor Allocation Strategy for Multiprogrammed Shared-Memory Multiprocessors · IEEE Trans. Parallel Distributed Syst. 1997
Parallel and multicore computing
processor allocation
0.011997
An Effective Processor Allocation Strategy for Multiprogrammed Shared-Memory Multiprocessors · IEEE Trans. Parallel Distributed Syst. 1997
Electronic design automation › high-level synthesis
scheduling
0.011997
An Effective Processor Allocation Strategy for Multiprogrammed Shared-Memory Multiprocessors · IEEE Trans. Parallel Distributed Syst. 1997

Methods — techniques the papers use, named apart from their topics

simulation · 0.0loop-level process control · 0.0
YearPublicationVenuePosition
2001 Implementing a dynamic processor allocation policy for multiprogrammed parallel applications in the Solaris
abstract
Abstract Parallel applications typically do not perform well in a multiprogrammed environment that uses time‐sharing to allocate processor resources to the applications' parallel threads. Co‐scheduling related parallel threads, or statically partitioning the system, often can reduce the applications' execution times, but at the expense of reducing the overall system utilization. To address this problem, there has been increasing interest in dynamically allocating processors to applications based on their resource demands and the dynamically varying system load. TheLoop‐Level Process Control (LLPC)policy (Yue K, Lilja D. Efficient execution of parallel applications in multiprogrammed multiprocessor systems.10th International Parallel Processing Symposium, 1996; 448–456) dynamically adjusts the number of threads an application is allowed to execute based on the application's available parallelism and the overall system load. This study demonstrates the feasibility of incorporating the LLPC strategy into an existing commercial operating system and parallelizing compiler and provides further evidence of the performance improvement that is possible using this dynamic allocation strategy. In this implementation, applications are automatically parallelized and enhanced with the appropriate LLPC hooks so that each application interacts with the modified version of the Solaris operating system. The parallelism of the applications are then dynamically adjusted automatically when they are executed in a multiprogrammed environment so that all applications obtain a fair share of the total processing resources. Copyright © 2001 John Wiley & Sons, Ltd.
Kelvin K. Yue, David J. Lilja
Concurr. Comput. Pract. Exp.1
1998 Comparing Processor Allocation Strategies in Multiprogrammed Shared-Memory Multiprocessors
Kelvin K. Yue, David J. Lilja
J. Parallel Distributed Comput.1
1997 An Effective Processor Allocation Strategy for Multiprogrammed Shared-Memory Multiprocessors
abstract
Existing techniques for sharing the processing resources in multiprogrammed shared-memory multiprocessors, such as time-sharing, space-sharing, and gang-scheduling, typically sacrifice the performance of individual parallel applications to improve overall system utilization. We present a new processor allocation technique called Loop-Level Process Control (LLPC) that dynamically adjusts the number of processors an application is allowed to use for the execution of each parallel section of code, based on the current system load. This approach exploits the maximum parallelism possible for each application without overloading the system. We implement our scheme on a Silicon Graphics Challenge multiprocessor system and evaluate its performance using applications from the Perfect Club benchmark suite and synthetic benchmarks. Our approach shows significant improvements over traditional time-sharing and gang-scheduling. It has performance comparable to, or slightly better than, static space-sharing, but our strategy is more robust since, unlike static space-sharing, it does not require a priori knowledge of the applications' parallelism characteristics.
Kelvin K. Yue, David J. Lilja
IEEE Trans. Parallel Distributed Syst.1
1995 Loop-Level Process Control: An Effective Processor Allocation Policy for Multiprogrammed Shared-Memory Multiprocessors
Kelvin K. Yue, David J. Lilja
JSSPP1