Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

E. Gordon Wormald

dblp:58/2080 · DBLP profile ↗
← Back
2ranked-venue papers
2as first author
0since 2021 · last 1979
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Integrated circuit design · 84% Parallel and multicore computing · 9% Hardware reliability and fault tolerance · 7%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
metastability
0.021979
Support for T. J. Chaney's Comments on "A Note on Synchronizer or Interlock Maloperation" · IEEE Trans. Computers 1979
A Note on Synchronizer or Interlock Maloperation · IEEE Trans. Computers 1977
Integrated circuit design
digital circuit design
0.021979
A Note on Synchronizer or Interlock Maloperation · IEEE Trans. Computers 1977
Support for T. J. Chaney's Comments on "A Note on Synchronizer or Interlock Maloperation" · IEEE Trans. Computers 1979
Parallel and multicore computing
synchronization
0.011979
Support for T. J. Chaney's Comments on "A Note on Synchronizer or Interlock Maloperation" · IEEE Trans. Computers 1979

Methods — techniques the papers use, named apart from their topics

synchronizer design · 0.0interlock design · 0.0
YearPublicationVenuePosition
1979 Support for T. J. Chaney's Comments on "A Note on Synchronizer or Interlock Maloperation"
abstract
Chaney's masterful exposition [1] on my suggestion [2] for defeating synchronizer or interlock maloperation should provide some much needed publicity for the nature and possible effects of synchronizer metastability. Hopefully, the discussion will discourage further attempts to eliminate this unavoidable characteristic.
E. Gordon Wormald
IEEE Trans. Computers1
1977 A Note on Synchronizer or Interlock Maloperation
abstract
This note discusses a way of avoiding the maloperation of synchronizers or interlocks subject to metastable action when handling signals from another differently clocked system. Several possible variations are described.
E. Gordon Wormald
IEEE Trans. Computers1